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Georgia Institute of Technology 
ENGINEERING EXPERIMENT STATION 
ATLANTA, GEORGIA 30332 
COMPTEK Research, Incorporated . 
One Technology Center 
45 Oak Street 
Buffalo, New York 14203 
Attention: Mr. Tom Ciaccia 
Mr. Steve Cooper 
30 March 1982 
Reference: Sub-Contract No. BED 21121 
Subject: Engineering Management Report 
Gentlemen: 
A summary of the progress on the subject subcontract for the period 
1 March 1982 to 31 March 1982 is presented herein. 
The intent of this program is to design, build, and test a prototype 
EEPROM CPU adapter for the Integrated Support Station (ISS). 
Summary of Technical Activities 
The first technical task of the month was the analysis of the Data 
Extraction Interface to determine its usefulness with an EEPROM CPU. 
Because of the time required for the extraction process, it was determined 
that the current DX board will not be suitable for use with the new CPU. 
The complete DX report is attached. 
The second task was to review the Control Panel/Octal Display information 
supplied by COMPTEK and return our comments. These comments were returned 
by phone on 25 March to Don Liedke and a copy of these comments is attached. 
During the same call, COMPTEK indicated that two boards were preferable 
for the master/slave adapters as opposed to a single card containing 
both circuits. Also, COMPTEK was informed of an error on the EEPROM 
CPU schematics; J3 pins 2, 4, 6, 8, 10, and 12 should be tied to ground 
but are not shown on the schematic. 
The basic design (block diagram/signal flow level) has been started 
and should be completed before the preliminary design review. 
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Problem Areas 
Georgia Tech EES has suggested that COMPTEK look into placing 
RAM on the adapter card. This should be resolved as quickly as possible 
to avoid delaying the design effort. 
It appears that the DX card will at . least be modified if not completely 
redesigned. This is to be done by COMPTEK but Georgia Tech EES will 
need to know as soon as possible if this mod/redesign will affect the 
adapter design. 
Summary of Project Meetings 
The orientation design review was held on 11 and 12 March at the 
Georgia Tech EES Cobb County Facility. Attached is a copy of the approved 
minutes. 
Summary of Cost Incurred 
The following costs were incurred: 
Direct Salaries $ 1,432.05 
Retirement 161.46 
Travel -0-
Materials & Supplies 11.82 
Overhead (55%) 882.93 
TOTAL $ 2,488.26 
Attached is a projected and actual expenditure plot. 
Engineering Management Report 
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Expected Technical Activities 
The primary thrust during April will be to complete the basic design 
and to supply engineering support to COMPTEK in their effort to manufacture 
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1.0 INTRODUCTION AND GENERAL INFORMATION 
1.1 Purpose 
This report provides a detailed technical analysis of the ALR-
46 ISS Data Extraction (DX) Interface and DR11-B Direct Memory Access 
Card to determine their usefulness with an ALR-46/-46A/-69 containing 
an EEPROM/Fairchild 9445 based CPU. The DX technical descriptions 
contained in this report are based on documentation provided by COMPTEK 
Research, Inc. This report was prepared under Subcontract Number BED 
21121 for COMPTEK Research, Inc. 
1.2 Description 
The current DX Interface card was developed to be used with the 
ROLM 1601 and DVP 25 CPU processors. Recently however, a new CPU has 
been designed for- the ALR-46/-46A/-69 Radar Warning Receivers. This 
new CPU was designed around the Fairchild 9445 and utilized EPPROM 
and PAL technology. The instruction set of the 9445 microprocessor 
is a superset of the ROLM 1601 and DVP 25 and is therefore software 
compatible (with a few m1nor exceptions) with the older CPU designs. 
Even though the new CPU is software compatible with the old CPU 
designs, the hardware is completely different. Only the I/O network 
(Data Bus, Device Select Bus, and I/O Control Bus) has remained intact. 
The speed of execution of the new CPU has also been greatly increased. 
Many of the hardware differences can be taken care of in the EEPROM 
CPU Adapter Interface, but others (primarily speed) have a direct impact 
on the DX Interface and must be discussed here. The DR11-B DMA Interface 
must also be examined for possible problems introduced by the new CPU. 
1.3 Reference 
The reader should be familiar with "DX Interface Technical Manual", 
COMPTEK Research, Inc., 17 February 1982 before reading this document. 
A copy of COMPTEK Drawing Number 04L026000 "Interface, DX" is also 
useful 1n understanding this report. 
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2.0 IMPACT OF 9445 CPU ON DX INTERFACE 
2.1 Bus Structure 
The DX Interface operates with the NOVA 3 type memory bus structure. 
This structure has a 15 bit address bus, a separate 16 bit data bus, 
and several control lines. The 9445 has a multiplexed 16 bit Information 
Bus (IB) and a different set of control lines. One of the tasks assigned 
to the EEPROM CPU Adapter Interface is to transform the 9445 control 
lines and IB bus into the DX Interface memory bus structure. At this 
time, no problems are seen in this area. 
2.2 CPU Speed 
Figure 1 shows the critical timing constraints for the 9445. 
This timing diagram assumes a 9445 running at 10 MHz, with no externally 
imposed wait states. A similar timing diagram for a 20 MHz system 
operating with externally imposed wait states (to utilize 300 ns EEPROM) 
would produce a similar cycle time. The overall cycle time for a write 
cycle is the same as that for a read cycle; some of the internal times 
change slightly. 
The 9445 has a memory pre-fetch which allows it to process the 
current instruction while reading the next instruction from memory. 
Therefore, if the current instruction does not require a jump, indirect 
address calculation, or I/O operation, the next instruction can be 
executed 600 ns later. This means that the DX card must be able to 
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3.0 DETAILED ANALYSIS OF DX INTERFACE 
3.1 Bus Structure 
As mentioned in Section 2, the EEPROM CPU Adapter will transpose 
the 9445 signals into those required by the DX Interface. 
3.2 Bit Map Write Operation 
The loading of the bit map is handled entirely by the DRll-B and 
will therefore not be affected by the new EEPROM CPU. 
3.3 Bit Map Operation During Data Extraction 
BWRITE and LTCHDAT will be much shorter 1n duration with the EEPROM 
CPU than with the older design. Figure 2 is a timing diagram of the 
expected read/write cycle signals produced by the EEPROM CPU Adapter 
Logic. Figure 3 is a timing diagram of the bit map operation with 
the expected adapter signals. No timing constraints are violated and 
the bit map should therefore operate properly with the new CPU. 
3.4 Write Sequence Controller 
The Write Sequence Controller 1s a state machine which controls 
the loading of the FIFO buffer each time a "location" or "event" occurs. 
This state machine must operate fast enough so that two adjacent "locations" 
or "events" are loaded into the FIFO without fail. Figure 4 is a timing 
diagram of the location cycle. This cycle is triggered by U93A and 
U81 whenever a target memory location is modified. As shown, the earliest 
a new cycle (event or location) can begin is about 1.4~s from the 
time the memory write occurs. Figure 5 is a timing diagram for the 
event cycle. This cycle is triggered by U93B and U81 whenever a target 
memory location is read. In this case, the earliest a new cycle (event 
or location) can begin is 2.2~s. 
As pointed out in Section 2, the 9445 is running at a m1n1mum 
cycle time of 600 ns. This means that after an arbitrary event or 
location occurrence, the DX Interface must be able to completely recover 
and be ready for the next trigger in less than 600 ns if it is to catch 
two adjacent triggers. The current DX Interface is not capable of 
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3.5 FIFO Buffer and DR11-B 
The size of the FIFO buffer and the speed of the DR11-B Direct 
Memory Access (DMA) Interface to the host computer determines the number 
of consecutive triggers (events or locations) which can be accepted 
by the DX Interface. A buffer overflow will cause data loss during 
the extraction process. 
A "location" trigger causes 2 words to be stored in the FIFO buffer; 
Address and Data. An "event" trigger causes 4 words to be stored 1.n 
the FIFO buffer; -1, Address, Clock High, Clock Low. As pointed out 
in Section 2, an "event" can occur every 600 ns. This translates into 
6,666,667 (1 ~ 600 ns X 4) 16 bit words which must be transferred across 
the DR11-B to guarantee that the FIFO (no matter how large) will never 
overflow. The DR11-B can only transfer 500,000 words per second at 
best (less than 10% as fast as needed) which means the DX Interface 
will never be able to continuously extract every event 1.n real time. 
That is, there is always an upper limit on the number of consecutive 
(adjacent) events which can be extracted. 
From a practical standpoint, the size of the FIFO buffer will 
determine the number of adjacent events which may be captured and the 
average time between events to prevent overflow. If the FIFO were 
increased to 128 words, 35 consecutive events (at 600 ns/event) will 
cause overflow. The average time between events can never exceed 8~s 
(this is about 1 in 13 instructions) or the buffer will overflow regardless 
of how large the buffer is made. 
9 
4.0 RESULTS AND CONCLUSIONS 
4.1 Bus Structure 
The bus structure presents no unsolvable interface problems between 
the EEPROM CPU and the DX Interface. 
4.2 Bit Map Write Operation 
The current methods used to initialize the bit map are not affected 
by the new CPU. 
4.3 Bit Map Operation During Data Extraction 
The bit map it~elf is fast enough to operate with the proposed 
new EEPROM CPU adapter. 
4.4 Write Sequence Controller 
If the DX Interface is to extract adjacent or consecutive triggers, 
the speed of the Write Sequence Controller must be increased by at 
least a factor of 4. One way to gain significant performance improvement 
is to expand to a 32 bit format. In an "event", one 32 bit word could 
contain the -1 marker and address, while a second could contain the 
32 bit clock. The maximum cycle time for the Write Sequence Controller 
1s 600 ns. 
The current DX Interface requires that the two bit maps (location 
and event) be mutually exclusive. This limitation (from a hardware 
standpoint only) is due to the way U93 is connected to the rest of 
the circuit. Figure 6 shows a configuration of U93 which would allow 
an address to be a location or an event and thus increases the versatility 
of the DX Interface. 
4.5 FIFO Buffer and DR11-B 
The speed of the DR11-B will never allow full versatility of the 
DX Interface. As pointed out in Section 3, the DR11-B needs to be 
more than 10 times faster to allow extraction of completely general 
data. A decision will therefore have to be made on how large to make 
the FIFO to guarantee a useful system. 
10 
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4.6 Conclusion 
The current DX Interface will not operate at all with the EEPROM 
CPU. Some limited usefulness could be achieved by designing a new 
Write Sequence Controller capable of running at less than 600 ns per 
event or location. For full usefulness however, a much larger FIFO 
and faster DMA process are required. 
When a second (slave) CPU is added, the Data Extraction process 
is going to be complicated by the sheer volume of the potential data. 
Some careful consideration should be given to the nature of the data 
to be extracted so that a useful DX Interface can be designed within 
reasonable limits of cost, power consumption, and maintainability. 
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GEORGIA TECH COMMENTS ON CONTROL PANEL 
INTERFACE DESIGN REQUIREMENTS 
1. COMPTEK should consider adding RAM to the adapter card and implementing 
Hi/Lo MEM on both master and slave. While this is beyond the 
original scope of the contract, it would not seriously affect 
design time or effort and would enhance the capability of the 
system. 
2. The 9445 has a stack pointer and a frame pointer. Some provision 
should be made to allow these pointers to be examined and loaded 
from the console. 
3. It is Georgia Tech's understanding that COMPTEK prefers a separate 
board for the slave CPU interface circuitry. 
4. When the CPU is connected to the adapter card, J27 and J26 must 
be removed on the CPU card. This will disable the Auto-Restart 
function on the CPU card. 
5. The adapter must have control of the latch which stores information 
from the ADDAT bus. This information includes address, memory 
data, and accumulator examines. When a CONREQ is pending, the 
console should not place the cons~le code or switch data on the 
ADDAT bus until this data is requested from the adapter. This 
will eliminate bus contention on the ADDAT bus. 
6. On APL, a "phantom" ROM can be inserted into the memory space, 
or the monitor routine can be transferred into valid RAM for direct 
execution. The "phantom" ROM approach will allow more flexibility 
and would be easer to design. 
7. The detailed design of the control panel must be completed before 
the detailed adapter design can be finalized. 
8. Georgia Tech will need at least the preliminary detailed design 
of the control panel before the detailed adapter design can begin. 
9. When the EEPROM CPU is being used, all interface signals between 
adapter and control panel must be connected by the interface cable; 
that is, no signals can be connected via the back plane connector. 
This requirement 1s due to the fact that the slave control panel 
will not connect to the back plane. 
10. To reduce the effects of transmission noise, all input signals 
should be buffered with a Schmitt-Trigger gate (74LS14 or equivalent). 
Provisions should be made on the P.C. board for the addition of 
terminating load resistors, should they become necessary. All 
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The orientation review for the ISS Modifications Program was held at GT-EES, 
Atlanta, Georgia on 11 and 12 March 1982. Attendees at the meeting were: 
Steve Cooper Comptek 
Don Liedke Comptek 
Larry Holland GI'-EES 
Dave Plummer GT-EES 
Terry Tibbitts GT-EES 
Henry Owen GI'-EES 
Ken Trussell GI'-EES 
John Parish GT-EES 
The Orientation Review was conducted for the following primary reasons: 
a. To establish Comptek/GT-EES communications. 
b. To mutually define the statement ·of· work and its associated 
development schedule. 
c. To define design requirements and technical risk areas. 
The morning of 11 March was devoted to Comptek's presentation of the ISS 
Modifications Program requirements. Prior to the presentation, Comptek 
provided, for review and comment, copies of the "ISS Control Panel/Octal Display 
Interface Design Requirements" document. The present'ation covered the following 
topics. 
a. Orientation Review Objectives 
b. ISS Development History and Future Development Plans 
c. ISS System Description 
d. ISS Operational Description 
e. ISS Modifications Program Description 
f. Program Organization 
g. Comptek/GT-EES Liaison Requirements 
h. Program Development Schedule 
i. Technical Requirements 
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The afternoon of 11 March was devoted to GT-EES's technical presentation 
describing their approach to satisfying the Statement of Work (dated 26 February 
1982) requirements developed by Comptek. The presentation covered the following 
topics. 
a. Project Organization 
b. Statement of Work Requirements 
c. Deliverable& 
d. Technical Risks 
e. Project Schedule 
f. PDR Requirements 
On the morning of 12 March, Mr. J. Lansford presented a technical description of 
the AN/ALR-46/69 EEPROM Upgrade and described GT-EES's current effort supporting 
the pre-production effort. Updated design data reflecting all technical changes 
to the CPU board were provided to Comptek by Mr. Tibbitts. The presentation and 
related discussions clarified several technical questions relating to dual-CPU 
operating protocol and requirements. 
1.1 Scope 
During the course of these presentations, the important points described in 
paragraph 1.2 were mada. Paragraph 1.3 details the action items resulting from 
the review. Paragraph 1.4 specifies the changes to the Statement of Work (dated 
26 February 1982) agreed upon. Paragraph 1.5 summarizes the changes of scope to 
the original Statement of Work which should be considered by GT-EES in preparing 
an updated formal price proposal. 
1.2 Points of Discussion 
The following points of discussion were made and resolved as described. 
a. GT-EES recommended consideration of MIL-SPEC requirements in layout of 
EEPROM CPU boards. 
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b. GT-EES proposal reflects fabrication of two wire-wrap adapter cards 
(or one if both CPU adapter functions can be accommodated). 
c. Informal monthly reports will be provided ten days after report period 
and include dollar and man-month estimates. Formal monthly report 
will be identical with respect to technical content. 
d. Comptek will provide direction as to whether both CPU adapter 
functions should be incorporated on one board. 
e. Comptek requires comments on CP Interface Design Requirements document 
pr1or to 26 March 1982. 
f. Debug of the DRll-C parallel load function will be achieved during the 
integration period at Comptek, Buffalo. 
g. Comptek will verify that ALR-46 group can make a modified EEPROM RWR 
available during WRALC integration. 
h. Comptek will investigate the desirability of including RAM on one or 
both adapter cards such that EEPROM need not be disturbed in the RWR. 
Comment was made that this is currently out of scope. 
i. This effort does not require demonstration of interprocessor 
communications or software structures to support this function. The 
requirement is to demonstrate only simultaneous processor control of 
and extraction from each CPU adapter function. 
j. Design reviews at WRALC will require a technical status presentation 
by GT-EES which will be integrated within the overall Comptek 
presentation. GT-EES will not present separate schedule or cost 
information to WRALC. 
k. The Comptek/GT-EES PDR and CDR reviews will occur during the same week 
as corresponding WRALC reviews. Comptek requires rough draft 
presentation material in Buffalo the Friday of the preceding week. 
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1. Based on prototype design, GT-EES requires approximately two weeks to 
fabricate a wire-wrapped CPU adapter card. 
1.3 Action Items 
The following action items were agreed upon: 
Comptek: 
a. Provide direction concerning adapter function implementation for 
2 CPU's on one board prior to 26 March 1982. 
b. Provide meeting minutes in the mail to GT-EES by 19 March 1982. 
c. Provide decision as to whether RAM will be installed within the 
MASTER adapter function. 
d. Provide outline for GT-EES final report which will satisfy 
Comptek's need to provide a Technical Manual for the interface 
adapter function. 
GT-EES: 
a. Provide proposal to be received in Buffalo on 19 March 1982 
reflecting the considerations shown in the attachment. 
Attachment contents will be included in the meeting minutes. 
Proposal will be accompanied by staffing/task allocation profile 
by month. 
b. Under current letter contract, proceed full speed with DX 
interface analysis and functional design of the CPU adapter. 
c. Provide comments regarding 
Requirements by 26 March 1982. 
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Control Panel/Display Design 
1.4 Changes to Statement of Work 
The following changes to the Statement of Work, dated 26 February 1982, were 
agreed upon: 
a. Paragraph 2.2a- Change "four weeks" to "six weeks". 
b. Paragraph 2.4.1, second bullet item- Add sentence; "Red-lined updates 
to the preliminary designs are desired". 
c. Paragraph 4.0(d) -Change "7 months" to "6 1/2 months". 
d. 
e. 
Paragraph 4.0(d), second bullet item 
weeks)". 
Paragraph 4.0(f), bullet item 
updates". 
Change "(4 weeks)" to "(6 
Change "updates" to "red-lined 
f. Paragraph 5.0, next to last sentence- Change "14" to "12". 
1.5 GT-EES Proposal Considerations 
In preparing an updated formal pr~ce proposal to Comptek, GT-EES will consider 
the following points. 




of DX design, implementation, and testing 
2. Elimination of production phase costs with the exception of 
on-call engineering support to Comptek subsequent to the final 
design package delivery. One-man month should be sufficient. 
3. Elimination of user manual input requirement. 
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4. Elimination of formal design data update (SOW item 4.0(e)). 
b. Ensure the proposal reflects increase in effort to support item 2.1.1 
in the SOW (microcomputer CCA support). 
c. Proposal should reflect a performance period of 12 months vs. 14 
















DIRECT WAGES 6 
SALARIES 
Georgia Institute of Technology 
ENGINEERING EXPERIMENT STATION 
ATLANTA, GEORGIA 30332 
COMPTEK Research, Incorporated 
One Technology Center 
45 Oak Street 
Buffalo, New York 14203 
Attention: Mr. Tom Ciaccia 
Mr. Steve Cooper 
20 May 1982 
Reference: Sub-Contract No. BED 21121 
Subject: Engineering Management Report 
Gentlemen: 
A summary of the progress on the subject subcontract for the period 
1 April 1982 to 30 April 1982 is presented herein. 
The intent of this program is to design, build, and test a prototype 
EEPROM CPU adapter for the Integrated Support Station (ISS). 
Summary of Technical Activities 
During the month of April, the basic design (block diagram/signal flow 
level) was completed. This basic design will be the starting point for the 
detailed design which will begin upon approval of the basic design by 
COMPTEK. 
Preparatiornfor the Preliminary Design Review (scheduled for the 
first of May) were started. 
The question of RAM on the adapter card has been settled with all sides 
agreeing that it is not desirable to have RAM on the adapter card. 
Problem Areas 
Both COMPTEK and Georgia Tech EES need to get together to discuss 
options on placing the DX circuitry on the adapter card. However, this is 
not currently a pressing item and will probably not become critical until 
fabrication is started on the adapter card. 
No major technical problems are known at this time. 
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Summary of Project Meetings 
No project meetings were held during April. 
Summary of Cost Incurred 
The following costs were incurred: 
Month 
Direct Salaries $4,807.04 
Retirement 517.57 
Travel -0-
Materials & Supplies 228.11 
Overhead (55%) 3,054.00 
TOTAL $8,606.72 








The Preliminary Design Review is currently scheduled for the first of 
May. Based on approval of the Preliminary Basic Design at that time, 
Georgia Tech will begin the detailed design immediately. Discussions on 
DX options should continue. 
TET/dta 
APPROVED: 
David K. Plummer, Head 
Surveillance Technology Branch 
Respectfully submitted, 
Georgia Institute of l ·echnology 
ENGINEERING EXPERIMENT STATION 
ATLANTA, GEORGIA 30332 
COMPTEK Research, Incorporated 
Orte Technology Center 
45 Oak Street 
Buffalo, New York 14203 
Attention: Mr. Tom Ciaccia 
Mr. Steve Cooper 
11 June 1982 
Reference: Sub-Contract Number BED 21121 
Subject: Engineering Management Report 
Gentlemen: 
A summary of the progress on the subject subcontract for the period 
1 May 1982 to 31 May 1982 is presented herein. 
The intent of this program is to design, build, and test a prototype 
EEPROM CPU adapter for the Integrated Support Station (ISS). 
Sununary of Technical Activities 
During the month of May, the detailed design of the EEPROM CPU adapter 
was started. A preliminary set of schematics should be completed early in 
June and will be sent to COMPTEK immediately upon completion for review. 
Some questions have arisen about the Display/Control Panel design. 
These are: 
1. A separate STOP switch is not desired on a 9445 design. The 9445 
has a console code for STOP but no separate input line capable of 
halting the 9445. 
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2. If LOW MEM/HI MEM are not going to be implemented (indicated 
as a possibility during the PDR), then it would simplify the 
adapter design to encode EXA SP with LHH instead of LLL. Even 
if LOW MEM/HI MEM are used, this code could be shared with 
LOW MEM because LOW MEM is not used in the EEPROM configuration 
and SP is not used in the non-EEPROM configuration. 
Long lead~time . parts are now being ordered to insure a smooth 
prototype construction phase. 
Problem Areas 
No technical problems are known at this time. 
Summary of Project Meetings 
The Preliminary Design Review was held the first week of May. At 
that time options were discussed on the physical location of the DX circuitry. 
It was decided to pursue a single board design with the DX and adapter 
circuitry on a single card. The details of this approach are yet to be 
worked out. 
Sunnnary of Cost Incurred 
The cost estimate has been revised downward to $190,000. A new 
plot of projected expenditures is attached with actual expenditures to date. 
The following costs were incurred: 
Month Total 
Direct Salaries $ 5,865 $12,104 
Retirement 581 1,260 
Travel 40 40 
Materials and Supplies 974 1,214 
Overhead (55%) 4,103 8,040 
TOTAL $11,563 $22,658 
Engineering Management Report 
Sub-Contract No. BED 21121 
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Expected Technical Activities 
The detailed design should be completed in early June. Fabrication 




D. K. Plummer, Head 
Surveillance Technology Branch 
Respectively submitted, 
$lOOK 
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Georgia Institute of Technology 
ENGINEERING EXPERIMENT STATION 
ATLANTA, GEORGIA 30332 
COMPTEK Research, Incorporated 
One Technology Center 
45 Oak Street 
Buffalo, New York 14203 
Attention: Mr. Tom Ciaccia 
Mr. Steve Cooper 
30 June 1982 
Reference: Sub-Contract Number BED 21121 
Subject: Engineering Management Report 
Gentlemen: 
A summary of the progress on the subject subcontract for the period 
1 June 1982 to 30 June 1982 is presented herein. 
The intent of this program is t9 design, build, and test a prototype 
EEPROM CPU adapter for the Integrated Support Station (ISS). 
Summary of Technical Activities 
During the month of June, the detailed design of the EEPROM CPU 
adapter was completed. Approval was given by COMPTEK for Georgia Tech to 
begin construction of the wire-wrap prototype. This prototype will be com-
pleted early in July. 
During the 10 June design meeting, COMPTEK requested a list of the new 
device codes added to the RWR system. This list is attached. Currently 
the I/O bus buffer assumes all input devices (devices which are read by 
the CPU) between 10 and 27 octal reside outside the processor box. 
Individual device codes outside this range can be added as needed by re-
programming the PAL which controls the bus buffer direction. All output 
devices (devices written to by the CPU) can be on either side of the 
bus buffer. 
It has been determined that the only cable modification to the ISS 
required by the EEPROM adapter will be the addition of the 50-pin ribbon 
cable connecting the EEPROM CPU to the adapter and the 40-pin ribbon 
cable connecting the adapter to the control panel. 
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CPU Modifications 
It has been learned that the older ALR-46 power supplies have a very 
long turn on time which was causing a problem with the power up reset. 
To solve this problem, Cl was changed from 4.7 ~F to 39 ~f and R3 was 
changed from a lOK resistor to a 1N4002 diode. 
A change in the EEPROH specification requires the reprogramming voltage 
to be changed from 21V to 21.5V. This is accomplished by changing Rl8 
from 30.22K ± 0.5% to 44.6K ± 0.5% and Rl9 from 62.69K ± 0.5% to 
95.1K ± 0.5% 
Problem Areas 
The 10 HHz signal connects into the old adapters via JlOl-55. This 
connector is being eliminated on the new adapters; therefore, if 10 MHz 
is required in the NOVA chassis, a cable modification or an oscillator on 
the adapter card will be necessary. 
No other problems are known at this time. 
Summary of Project Meetings 
On 10 June 1982, . John Parish and Terry Tibbitts visited COMPTEK to 
discuss the detailed adapter design~- The Georgia Tech action items were: 
1. Incorporate all changes discussed and provide 
updated logics to CO}~TEK. 
2. Provide list of new device codes. 
Summary of Costs Incurred 
The following costs have been incurred: 
HONTH 
Direct Salaries $ 9,419 
Retirement 942 
Travel 1,057 
Materials and Supplies: 264 
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Expected Technical Activities 
During July, fabrication of the prototype adapter will be completed. 





D. K. Plummer, Head 






DIA AC, 66 
DOA AC, 67 
DOB AC, 67 
DIA AC, 70 








NEW DEVICE CODES 
Turn on 25 volts for EEPROM programming. This 
must be followed by a 'STA' instruction to reprogram 
EEPROM. 
Clear the counter which counts the return pulses 
from the RWR processor. 
Start the serial output from the output registers 
to the RWR. 
Read the pulse counter giving the current number 
of pulses returned. 
Load the 16-bit output register with the first 
16-bits of the 22 bit word being sent. 
Load the 6-bit output register with the last 6 
bits of the 22-bit word being sent. Note: 
These should be in the most significant position 
of the AC and bit 5 is the first bit to be 
sent of the 22 bits (i.e., least significant bit 
first). 
Read the L/V front panel mode switch. 
Bit 15 = 1 if in 'Load Tape' position 
Bit 15 = 0 if in 'Transmit' position 
Write an ASCII character to a display 
Bit 0-7 = index into display (0-23) 
Bit 8-15 = ASCII character to display 
Blank the display. 
Unblank the display. 
Continue switch. Pressed when busy is non-zero. 
Write to DMA register. 
Read DMA register. 
Write Slave Port. 
Read Slave Port. 
$lOOK -t-- ------- ·- · ···-- · ·-- i ... ·· ·· · - · · ·.....-~· - . 
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Georgia Institute of Technology 
ENGINEERING EXPERIMENT STATION 
ATLANTA, GEORGIA 30332 
Comptek Research, Inc. 
One Technology Center 
45 Oak Street 
Buffalo, NY 14203 
ATTENTION: Mr. Tom Ciaccia 
Mr. Steve Cooper 
Reference: Sub-Contract Number BED 21121 
Subject: Engineering Management Report 
Gentlemen: 
9 August 1982 
A summary of the progress on the subject subcontract for the period 
1 July 1982 to 21 July 1982 is presented herein. 
The intent of this program is to design, build, and test a prototype 
EEPROM CPU adapter for the Integrated Support Station (ISS). 
Summary of Technical Activities 
During the month of July, the CPU adapter and a subset of the 
control panel logic were fabricated. At the 20-21 July Critical Design 
Review, these two boards were presented and discussed. All changes 
agreed upon by Georgia Tech, Comptek, and WRALC have been incorporated 
into the board. The changes included: 
1. Addition of Master/Slave arbitration hardware. 
2. Three-state control of all DX signals. 
3. Addition of a 50 pin ribbon connector containing all DX signals. 
4. Correcting minor logic problems. 
The control panel logic was also updated to reflect current Comptek 
documentation. 
Attached is a pin connection list for the temporary DX connector. 
This connector is being provided to allow for independent construction 
of the DX and adapter functions. 
Currently, the logic equations for the Programmable Array Logic 
(PAL) are being entered into a Nova Computer. Hardware test·ing will 
begin as soon as these equations are debugged (first two weeks in August). 
AN EQUAL EMPLOYMENT/ EDUCATION OPPORTUN ITY INSTITUTION 
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Problem Areas 
No problems are known at this time. 
Summary of Project Meetings 
The critical design review was held on 20-21 July. 
Tech action items were: 
The Georgia 
1. Incorporate all logic changes on adapter and control panel. 
2. Provide pin list for DX connector. 
3. Proceed with testing. 
4. Aid in the debug of the Comptek CPU card when it becomes available. 
5. Design Master/Slave arbitration hardware. 



















Expected Technical Activities 
During August, testing will begin on the adapter hardware. Testing 
should be completed by late August or early September with shipment 
of hardware (to Comptek) following immediately. 
Approved: 
. P ummer, Hea 




J3-1 DATA 0 J3-2 ADD 0 
J3-3 DATA 1 J3-4 ADD 1 
J3-5 DATA 2 J3-6 ADD 2 
J3-7 DATA 3 J3-8 ADD 3 
J3-9 DATA 4 J3-10 ADD 4 
J3-11 DATA 5 J3-12 ADD 5 
J3-13 DATA 6 J3-14 ADD 6 
J3-15 DATA 7 J3-16 ADD 7 
J3-17 DATA 8 J3-18 ADD 8 
J3-19 DATA 9 J3-20 ADD 9 
J3-21 DATA 10 J3-22 ADD 10 
J3-23 DATA 11 J3-24 ADD 11 
J3-25 DATA 12 J3-26 ADD 12 
J3-27 DATA 13 J3-28 ADD 13 
J3-29 DATA 14 J3-30 ADD 14 
J3-31 DATA 15 J3-32 ADD 15 
J3-33 J3-34 FETCH -
J3-35 BSTOPPED J3-36 DXR -
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Georgia Institute of Technology 
ENGINEERING EXPERIMENT STATION 
Camp tek Research, Inc. · 
One Technology Center 
45 Oak Street 
Buffalo, N.Y. 14203 
ATLANTA, GEORGIA 30332 
Attention: Mr. Tom Ciaccia 
Mr. Steve Cooper 
Reference: Sub-Contract No. BED 21121 
Subject: Engineering Management Report 
Gentlemen: 
21 September 1982 
A summary of the progress on the subject subcontract for the period 
1 August 1982 to 31 August 1982 is presented herein. 
The intent of this program is to design, build and test a prototype 
EEPROM CPU adapter for the Integrated Support Station (ISS). 
Summary of Technical Activities 
During the month of August, all testing which could be done at 
Georgia Tech was completed. Final testing will require a fully operational 
front panel available only at Comptek. 
All problems that were encountered during testing have been corrected. 
These problems were minor, consisting mostly of wiring errors. 
Problem Areas 
No problems are known at this time. 
Summary of Project Meeting 
No project meetings were held in August. 
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A one-week trip is planned early in September to Comptek for the 
completion of testing and delivery of the first prototype EEPROM CPU 
adapter. At the end of this testing period, a second adapter will be 
fabricated to test master/slave operation. 
Approved: 
David K. Plummer, Head 
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Georgia Institute of Technology 
ENGINEERING EXPERIMENT STATION 
ATLANTA. GEORGIA 3033123 October 1982 
Comptek Research, Inc. 
One Technology Center 
45 Oak Street 
Buffalo, ~~ 14203 
Attention: Mr. Tom Ciaccia 
Mr. Steve Cooper 
Reference: Sub-Contract No. BED 21121 
Subject: Engineering Management Report 
Gentlemen: 
A summary of the progress on the subject sub-contract for the period 
1 September 1982 to 30 September 1982 is presented herein. 
The intent of this program is to design, build and test a prototype 
EEPROM CPU adapter for the Integrated Support Station (ISS). 
Summary of Technical Activities 
During September, the first EEPROM adapter was delivered to Comptek 
during a one week trip by John Parish and Terry Tibbitts. For the first 
time, all components of the adapter/front panel system were connected 
and tested together. 
No major problems were encountered during this test phase and Comptek 
instructed Georgia Tech to continue with fabrication of the second adapter 
board. This board will be used to test master/slave operations. A second 
trip to Comptek is currently planned for the week of 11 October 1982 to 
deliver this board. As per agreement between Comptek and Georgia Tech, 
the second board will not contain the DX circuitry, but will have a 50 
pin connector for interfacing the DX card and adapter card. 
Problem Areas 
A problem was discovered in the instruction step circuitry. If a 
software HALT is encountered while stepping through memory, the CPU will 
repeat the HALT instruction indefinitely. This is due to the internal 
operation of the Program Counter and the Exam Memory in the examine sequence 
of the front panel circuitry. A solution is being investigated and it 
is felt the problem can be easily solved. 
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The FETCH signal being supplied to the DX interface logic was found 
to be undesirable because the address was not stable at the start of the 
FETCH signal. A new signal called DXFETCH has been added to solve this 
timing problem. 
Summary of Project Meeting 




Materials and Supplies 
Overhead 
TOTAL 
















A one week trip is scheduled for 11 October 1982 to deliver the second 
adapter board. This board will be used to test master/slave operations. 
Approved: 
D. K. Plummer, Head 
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Georgia Institute of Technology 
ENGINEERING EXPERIMENT STATION 
ATLANTA, GEORGIA 30332 
Comptek Research, Inc. 
One Technology Center 
45 Oak Street 
Buffalo, NY 14203 
Attention: Mr. Tom Ciaccia 
Mr. Steve Cooper 
Reference: Sub-Contract No. BED 21121 
Subject: Engineering Management Report 
Gentlemen: 
15 November 1982 
A summary of the progress on the subject sub-contract for the period 
1 October 1982 to 30 October 1982 is presented herein. 
The intent of this program is to design, build and test a prototype 
EEPROM CPU adapter for the Integrated Support Station (ISS). 
Summary of Technical Activities 
During October, the second adapter board was completed and delivered 
to Comptek Research, Inc. After three (3) days of integration testing, 
all minor problems were corrected. Comptek later made a cable modification 
to reduce noise on the I/O lines inside the adapter chassis. 
At this point, all hardware has been demonstrated successfully with 
dual CPU operation and all known technical problems associated with front 
panel operation have been solved. 
Preliminary work on documentation associated with the final report 
has begun. Detailed work on the final report will be started upon receipt 
of a suggested format from Comptek. 
Problem Areas 
No problems are known at this time. 
Summary of Project Meeting 
No project meetings were held in October. 
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Expected Technical Activities 
A one week trip is scheduled for 15-19 October 1982 to WRALC for 
prototype system delivery. Georgia Tech will have personnel at WRALC 
to aid in troubleshooting any last minute problems. 








D. K. Plummer, Head 

















Georgia Institute of Technology 
ENGINEERING EXPERIMENT STATION 
ATLANTA. GEORGIA 30332 
Comptek Research, Inc. 
One Technology Center 
45 Oak Street 
Buffalo, NY 14203 
Attention: Mr. Tom Ciaccia 
Mr. Steve Cooper 
Reference: Sub-Contract No. BED 21121 
Subject: Engineering Management Report 
Gentlemen: 
1 December 1982 
A summary of the progress on the subject sub-contract for the period 
1 November 1982 to 30 November 1982 is presented herein. 
The intent of this program is to design, build and test a prototype 
EEPROM CPU adapter for the Integrated Support Station (ISS). 
Summary of Technical Activities 
All design and construction activity associated with this sub-contract 
was completed during November. The technical documentation is the only 
outstanding item. This technical documentation consists of finished schematics, 
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Estimated Cost of Technical Documentation 
It is estimated that it will take two months (December and January) 





Materials and Supplies 
Overhead 
TOTAL 
D. K. Plummer, Head 
Surveillance Technology Branch 









ENGINEERING EXPERIMENT STATION 
Georgia Institute of Technology 
A Unit of the University System of Georgia 
Atlanta. Georgia 30332 
15 February 1983 
Comptek Research, Inc. 
One Technology Center 
45 Oak Street 
Buffalo, NY 14203 
Attention: M~. Tom Ciaccia 
Mr. Steve Cooper 
Reference: Sub-Contract No. BED 21121 
Subject: Engineering Management Report 
Gentlemen: 
A summary of the progress on the subject sub-contract for the period 
1 December 1982 to 31 January 1983 is presented herein. 
The intent of this program is to design, build and test a prototype 
EEPROM CPU adapter for the Integrated Support Station (ISS). 
Summary of Technical Activities 
All design and construction activity associated with this sub-contract 
has been completed. The technical documentation is the only outstanding 
item. This technical documentation consists of finished schematics, theory 
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Estimated Cost of Completion 









D. K. Plummer, Head 
Surveillance Technology Branch 
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FORE~ORD 
This report presents details of a ground support equipment upgrade 
program whose primary objective was to develop a prototype adapter board 
capable of interfacing the newly developed EEPROM/Central Processing Unit 
(CPU) of the AN/ALR-46,-46A, and -69 Radar Warning Receivers with the 
computer control panel of the AN/ALR-46/69 Integration Support Stations 
(ISSs). The ISS is a ground based, fixed station system containing the 
necessary avionic components for system and software operation, commercially 
available components to support testing and monitoring, and special components 
which provide for comprehensive verification of system and software performance. 
This ISS system was designed and produced by COMPTEK Research, Inc. for 
the Warner Robins - Air Logistics Center (WR-ALC) prior to the development 
of the EEPROM/CPU upgrade. 
This program was initiated by CO~~TEK Research, Inc. at the suggestion 
of WR-ALC's Mr. Robert Smock (MMRRVA); Mr. Stephen E. Cooper and Mr. 
Donald R. Liedke of COMPTEK served as technical monitors. The Georgia 
Tech-Engineering Experiment Station (GT-EES) was involved because of its 
prev1ous experience gained while designing the prototype EEPROM/CPU upgrade. 
The work was performed at GT-EES under the general management of 
Mr. R. P. Zimmer, Director, Systems Engineering Laboratory, by members 
of the Electronic Support Heasures Division under the supervision of Mr. 
L. D. Holland, Chief, and Mr. D. K. Plummer, Head, Surveillance Technology 
Branch. The GT-EES project director for this program was Mr. T. E. Tibbitts 
and principal technical contributors at GT-EES were Mr. J. T. Parish, 
Mr. C. K. Cole, Mr. R. K. Trussell, and Mr. H. L. Owen. 
i 
ABSTRACT 
Due to the development of a new Central Processing Unit (CPU) for 
the AN/ALR-46, -46A, and -69 Radar Warning Receivers, it was necessary 
to upgrade the Integration Support Station (ISS) software and support 
equipment. This upgrade included development of a new computer control 
panel and a new interface to connect the CPU with the computer control 
panel. 
This report contains the t~eory of operation and specifications for 
the new interface required to connect a modified AN/ALR-46, -46A, and 
-69 RWR to the new computer control panel to interface with the ISS. 
ii 
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1.0 INTRODUCTION 
1.1 Background 
During the period of February 1980- September 1981, the Georgia 
Tech Engineering Experiment Station (GT-EES) successfully designed and 
developed a prototype modification kit for the AN/ALR-46, -46A, and -69 
Radar Warning Receivers (RWRs). This modification includes the redesign 
of the memory and central processing unit (CPU) and provides a growth 
capability for the future addition of a dual processor in operational 
units. 
This CPU upgrade has made it necessary for certain ground support 
equipment to be modified so that the Warner Robins Air Logistics Center 
may continue to support all configurations of RWRs. Included in this 
ground support equipment is the ALR-46/69 RWR Integration Support Station 
(ISS) produced by COMPTEK Research, Inc. (CRI). This ISS includes a front 
panel display system which interfaces directly with the CPU and which 
therefore must be modified to operate with the new CPU. 
1.2 Project Purpose 
The purpose of this project was to aid COMPTEK Research, Inc. in 
identifying the changes necessary to interface the new CPU to the other 
ISS components in the current adapter subsystem, the data extraction sub-
system, and the cabling system. The Georgia Tech-Engineering Experiment 
Station was to design, build and test a new CPU adapter capable of inter-
facing between a Fairchild 9445 microprocessor and the new computer control 
panel (designed by CRI). In addition, GT-EES was to supply any additional 
engineering support deemed necessary by CRI during the integration, testing 
and evaluation phase of the prototype modification. 
1.3 Scope of this Report 
This report contains the theory of operation and technical specifica-
tions for the front panel interface circuitry required to connect a Fair-
child 9445 m1croprocessor CPU to the new computer control panel. The 
schematics in Appendix C will aid the reader in understanding the text 
material. 
1 
2.0 RELATED TECHNICAL MANUALS/DOCUMENTS 
2.1 GT-EES Documents 
"Developmental Design Data for a Field Reprogrammable Breadboard 
Modification Kit for the AN/ALR-46, -46A, -69 Radar Warning Receivers" 
Technical Report Under Contract No. F09603-78-G-4368-0014, September 
1981 (Project A-2594) 
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3.0 THEORY 0? OPERATION 
3.1 System Description 
The adapter joins together three units of the ISS. As shown in Figure 
3-1, the adapter is the interface for communication between the RWR, the 
Data Extraction System (DX), and the Control Panel. The DX extracts informa-
tion from the RWR through the adapter. The Control Panel connection gives 
the operator a way of operctting the R~~. In fact, all control and data 
signals generated by the R~~ pass through the adapter. Because of the 
key role played by the adapter in communications between the RWR and the 
Integration Support Station (ISS), the adapter is essential to testing 
an RWR on the ISS. Figure 3-2 shows the block diagram of the adapter. 
The IB buffer serves as a window en the operations of the R\{R processor. 
IB is a mnemonic for information bus, ~hich is the primary operating bus 
of the RWR CPU. During normal operation of the RWR, any activity on this 
bus is communicated to the adapter through the IB buffer. Also, there 
are two instances in which information flows from the adapter through 
the IB buffer toward the CPU. When the CPU runs a program from the adapter's 
Automatic Program Load (APL) ROM memory~ the CPU reads the program through 
the IB buffer. Secondly, codes for the operator's requests from his console 
to the RWR pass through the IB buffer. In this report, the definition 
of information includes addresses, instructions, operands, and data, all 
of which flow over the information bus. 
The Address/Data (ADDAT) buffer drives the multiplexed information 
lines to the control panel. The information exchanged over the ADDAT 
bus includes RWR execution addresses, console request instruction codes, 
console switch settings, and data produced by RWR responses to console 
requests. 
The Instruction Processor produces machine-coded console instructions 
for the RWR CPU. The response of the Instruction Processor follows the 
codes on the buffered ADDAT bus, which are produced by the operator at 
his console. The menu of instructions offered from the control panel 
is more extensive than the limited set of console operations built into 
the CPU microprocessor chip. To accommodate these more extensive console 
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FIGURE 3-2 ADAPTER FUNCTIONAL BLOCK DIAGRAM 
operations~ two separate sets of the built-in CPU console intructions 
are automatically strung together by the adapter. Therefore, some control 
panel operations require the Instruction Processor to generate two instruction 
execution cvcles in the CPr. After the first instruction has been performed, 
the Instruction Processor then interrupts the CPU a second time to deliver 
the second instruction code. The Instruction Processor contains an Instruc-
tion Code Synchronizer and an Instruction Encoder. 
The Information Interface referees the exchange of information between 
the buffered IB bus and the buffered ADDAT bus. While the Instruction 
Processor is operating, the Informa~ion Interface is in a high impedance 
state. When the proper bus conditions are met, the interface transmits 
data from one bus to the other. 
The DX buffer holds information from the buffered information bus 
for the DX. The DX buffer latches only the types of information that 
the DX extracts, and then signals the DX that the information is captured. 
As part of this function, the DX buffer demultiplexes the addresses and 
data it presents to the DX circuitry. 
The APL circuits load a stored program into the CPU. This program 
must use less than 2K words of memory. Optimally, the program stored 
in the APL circuitry should also be relocatable, because the console opera-
tor maps the stored prograo into the RWR CPU memory while running the 
program. In fact, the operator can place the APL program anywhere in 
memory, anc it will be accessed by a normal CPU-read of those memory loca-
tions indicated by the operator at the start of the task. The physical 
memory in the R\fR CPU is still writable, so that CPU-write cycles accessing 
the memory occupied by the APL program correctly modify the RWR physical 
memory. However, a read-memory cycle on the locations in use by the APL 
circuits produces information from the APL program. The APL circuits 
become inactive when any instruction is fetched outside the APL's 2K space 
or when they are reset by the front panel switch. The APL circuitry can 
be mapped to any one of the 2K boundaries in memory. Since the APL circuitry 
does not disturb the physical memory in the RWR CPU, and since the APL 
circuitry is automatically selected by normal CPU operations, the APL 
program al~ays resides in a virtual memory segment which is relocatable 
by the console operator. 
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The I/O Data Buffer posts all I/0 bus actions by the RWR CPU to the 
ISS adapter chassis "A'' and "B" connectors (Figure 3-3). The I/O Control 
Buffer monitors the device select and strobe lines for the I/0 bus control 
signals to transmit this data. The I/O information from the CPU IB is 
latched into a data register on the adapter; any data moved by the RWR 
will be reflected on the ISS adapter chassis "B" bus. 
The I/0 control Programmable Array Logic (PAL) manages the operations 
of the ~dapter, linking together the ISS Data Extraction (DX) circuit, 
the console, and the RWR. The control PAL circuitry includes a console 
request latch that interrupts the processor, a run monitor that senses 
activity in the CPU, a strobe timer, and a fetch-state latch. The strobe 
timer and fetch-state latch generate special signals needed by the ISS 
DX. In addition, numerous other signals are generated by the PAL logic 
arrays (described later in the report). 
The bus control signal flow is shown 1n Figure 3-4. This diagram 
takes on additional importance because so much of the adapter circuitry 
operates in synchronism with the R~ffi CPU. In fact, all of the inputs 
from the other two arms of the adapter shown in Figure 3-1 (DX and the 
control panel) are level sensitive. A description of the individual circuits 
shown is provided in the section on PAL programming. The instruction 
processor and APL circuits must be actuated by CPU bus control signals. 
The direction of information flow through the IB buffer, ADDAT buffer, 
and information interface is partly determined by the CPU bus control 
lines. 
Figure 3-5 shows the flow of CPU timing signals into the adapter. 
All of the strobes produced in the adapter are derived from these timing 
signals. In fact, ~~L ROM memory access cycle timing as well as the states 
of the instruction code synchronizer directly follow the timing signals 
produced by the CPU. The control PALs are combinatorial logic circuits, 
but the strobes produced by these PALs use the CPU timing signals. 
The adapter implements all of the console requests produced by the 
ISS by means of the console request feature of the RWR CPU. The var1ous 
console request sources are shown in Figure 3-6. The Master/Slave feature 
requires a Jumper selection on the adapter. Each adapter is capable of 
generating either the slave adapter's console request or the master adapter's 
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FIGURE 3-5 TIMING SIGNALS FROM THE RWR 
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all of the stop signals. This PAL also generates the slave requests to 
the master adapter. 
3.2 PAL Programming 
This section of the report describes the logic functions implemented 
by the PALs. Each function is treated individually. The overall view 
of the functions interacting with each other is given in Section 3.3. 
The goal in this section is to give a detailed description of the conditions 
necessary for each signal to be active. When the signal is low true, 
that is, when asserting the signal produces a ground on the line, a minus 
slgn follows the name of the signal. Conversely, a plus sign follows 
for high true signals. Many of the signals, however, are derived from 
information lines, and these signals are shown simply as a mnemonic. 
These aids to the reader make interpretation of the logic functions easier, 
and their use clarifies the relationships among the signals in the adapter. 
This section serves also as a useful aid to technicians diagnosing failures 
within an adapter; however, the broader view of the next section facilitates 
locating the trouble. 
Designing with PALs is similar to designing with AND-OR-IN\~RT (AOI) 
gates. A PAL is essentially a field of programmable fuses in the AND 
plane of a gate array. The OR terms of the array are committed, and each 
signal is inverted at the output pin. The flexibility of the gate arrays 
used in this design stems from the feedback terms available on the chip. 
This makes state machines possible that have no external next-state feedback 
connections. Internal feedback also makes multiple level logic more reli-
able and faster. 
3.2.1 PAL U2 
The PAL U2 (Figures 3-7A to 3-7C) generates signals that affect each 
of the interfaces connected to the adapter. 
Figure 3-7A: DXR- and D~~- are the read and write strobes for the 
DX. Without an EEPROM/CPU plugged into the adapter, DXEN- (Jl-2) high 
holds the inverters (that drive D~~- and DXW) in their high impedance 
state. With an EEPROM/CPU plugged in, DXR- asserted low indicates that 
a CPU memory read is taking place. DXW- asserted low indicates that a 
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and BM become valid during the first microstate of the RWR CPU. In fact, 
these signals are derived from the read/write and memory control lines 
of the CPU. The BSTRBD-timing strobe indicates that data on the CPU informa-
tion bus is valid. DXR- is active when BW- is high, whereas DXW is active 
when BW- is asserted low. 
PAL U2 asserts CONINST- low when the RWR CPU is reading a console 
instruction code. PAL U2 monitors the bus control lines for a specific 
state, which is BM high, BOl high, and BOO low; then, when the RWR CPU 
indicates that it expects a valid instruction code on the information 
bus, PAL U2 uses CONINST ~o strobe circuitry on both the adapter and the 
control panel. 
Figure 3-7B: Two more signals generated by PAL U2, CBLOAD- and READS-
control the exchange of data between the RWR CPU and the control panel. 
Console instruction code-reads are often followed by control panel data-
reads or-writes. The bus control lines have nearly the same state for 
both of these operations, but the two operations are distinguished by 
the sense of the BW- signal. When the RWR CPU signal BW- is low, it is 
writing data to the control panel displays, and PAL U2 uses CBLOAD-to 
strobe the control panel circuitry. When BW- is high, it is reading the 
control panel switches, and PAL U2 uses READS- to strobe the data onto 
the information bus. To accommodate these transfers, PAL U2 generates 
a third signal, DIR-, to control the direction of information flow through 
the Information Interface and the ADDAT Data Buffer. 
Figure 3-7C: The last signal generated by PAL U2, REQCK-, is a normally 
high signal connected to the clock line of the console interrupt request 
latch. When a console instruction is required, a pulse on REQCK changes 
the state of the console interrupt request latch to notify the RWR CPU 
that a console instruction is pending. Either PAL U6 signal SPEC- or 
Control Panel signal BCONRQ+ acts to drive REQCK+ high, although the PAL 
only recognizes SPEC- if it receives the timing signal STRBA- from the 
RWR CPU. 
3.2.2 PAL U3 
PAL U3 (Figures 3-SA to 3-SD) also generates signals to communicate 







8 o¢ ---------------------1 
8STR8D-----------------------~0~----~ 
8 w- --------------------------1 






















FIGURE 3-7C PAL U2 
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REQCK+ 
Figure 3-8A: DTG- fires the strobe timer that ~nsures capture of 
data on the information bus by the DX buffer. When the RWR CPU accesses 
data ~n its memory space, the CPU asserts BM. The CPU strobe BSTRBD-
will then fire the adapter strobe timer. 
PAL U3 signal CLEAR- moves the APL ROM-stored program out of the 
RWR CPU's memory space. PAL U3 asserts CLEAR- only when any instruction 
~s fetched outside the 2K APL address space or when the adapter circuitry 
~s reset by the console operator. The input signal LOAD+ (U21-6) is high 
during the execution of an APL ROM instruction. When the instruction 
~s completed, LOAD+ falls. 
Figure 3-8B: PAL U3 signal FETCH- is only active when an EEPROM 
CPU is being used in the RWR. DXEN- holds the inverter that drives the 
PAL output pin in a high impedance state if an EEPROM CPU is not being 
used. If DXEN- is low, then RWR CPU instruction-fetches and direct-operand-
accesses assert the FETCH- line. FETCH- updates the address display on 
the control panel and clocks latch USB on the adapter. 
Figure 3-8C: PAL U3 signal DCH- indicates that a data channel cycle 
~s in progress in the RWR and is used to drive the DCH light on the front 
panel. This signal is generated when the condition BM high, BOl low, 
and BO~ high exist on the control lines. 
PAL U3 signal MADD+ latches the address of each RWR CPU memory cycle 
into the DX Buffer. 
PAL U3 signal RUNSTRB- re-triggers one-shot U4A as long as activity 
occurs in the RWR CPU. PAL U3 looks for instruction-fetches and data-
channel-cycles as evidence of activity in the RWR CPU. 
Figure 3-8D: PAL U3 signal BADDATE- enables the ADDAT Buffer whenever 
information must be exchanged between the RWR CPU and the Control Panel. 
PAL U3 monitors the R\{R CPU bus control lines for console operations and 
instruction fetches. PAL U3 enables the ADDAT Buffer during instruction 
fetches while the RWR CPU address ~s valid, to update the Control Panel 
address display. The PAL enables the ADDAT buffer again during RWR CPU 
console operations to allow an exchange of information with the Control 
Panel. 
PAL U3 signal MEMLD- disables the physical memory in the RWR CPU 
when it is appropriate to use the APL ROM program stored in the adapter's 
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FIGURE 3-8D PAL U3 
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3.2.3 PAL U6 
PAL U6 (Figures 3-9A to 3-9D) is a registered PAL, which means that 
the PAL operates synchronously with the signal applied to its clock input. 
All of the output signals of the PAL change state on the positive-going 
edge of the clock signal. This PAL receives its clock from the the RWR 
CPU timing strobe BSTRBD-. The signal DEL- is only used internally by 
the PAL. DEL- is active during an intermediate state of the PAL, and 
its ava~lability on pin 14 facilitates troubleshooting. 
Figure 3-9A: PAL U6 signal SPEC- indicates that a console code has 
appeared on the ADDAT bus which requires two console instruction cycles 
in the RWR CPU. Three feedback terms internal to the PAL hold SPEC- active 
during the completion of the two console instruction cycles. The SPEC-
positive feedback input will hold SPEC- asserted as long as the RWR CPU 
does not access memory. In addition, CONT- and HALT-, which are also 
PAL U6 outputs, hold SPEC- asserted ~hile CONT- and HALT- are high. 
Figure 3-9B: PAL U6 signal DEL- is asserted during an RWR CPU console 
instruction read. DEL- asserted low encodes an intermediate state between 
the first and second console instruction codes produced by the adapter. 
Figure 3-9C: The PAL U6 signal CONT- is asserted when the second 
RWR console instruction is a continue. CONT- is asserted after SPEC-and 
DEL- are driven low. A feedback term holds CONT- low during the next 
console instruction read. 
PAL U6 signal HALT- is asserted when the second RWR console instruction 
~s a halt. For instance, manual execution of a single instruction from 
the control panel requires the adapter to ~ssue a CONT code followed by 
a HALT. HALT- is asserted if DEL- is not driven low, and SPEC- indicates 
that two instructions are required. 
Figure 3-9D: PAL U6 signal LATCH+ clocks latch U20. This latch 
determines the block of physical memory assigned to the APL ROM. The 
line is driven low when the code for an APL load appears on the ADDAT 
bus. The LATCH+ signal rema~ns low for one CPU instruction cycle, then 
LATCH+ is again asserted high. The positive going edge of LATCH+ will 
occur as the mapping address from the control panel appears on the ADDAT 
bus. 
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Q LATCH+ 
3.2.4 PAL U9 
PAL U9 (Figures 3-lOA to 3-lOF) is a combinational circuit that operates 
on the console operation codes on the ADDAT bus and the two signals CONT-
and HALT- from PAL U6. PAL U9 1s only active during RWR CPU console code-
reads, and is used to translate the codes from the Control Panel and PAL 
U6 into machine code for the RWR CPU. The two signals CONT- and HALT 
override the codes appearing on the ADDAT bus (See Figures 3-lOA to 3-
lOE). 
Figure 3-lOF: PAL U9 signal COMPARE+ limits the operation of the 
APL circuits toR~~ CPU memory accesses. COMPARE+ also restricts the 
APL circuitry from operating, after the adapter 1s reset, until a load 
operation occurs. The input APLEN- will be low after a reset until the 
operator at the control panel initiates a load. APLEN will hold COMPARE+ 
low until the RWR CPU acknowledges the load operation interrupt, and strobes 
the proper address into latch U20. 
3.2.5 PAL U7 
PAL U7 (Figures 3-llA to 3-llC) allows the two CPUs in the RWR to 
be operated independently. SLVIN and SLVOUT prevent a deadlock from occurring 
because the two CPUs are being operated in an unusual mode. These signals 
allow the Slave CPU to create an instruction cycle in the Master CPU so 
that the Slave CPU can request access to the I/0 bus. 
Figure 3-llA: PAL U7 signal SLVOUT indicates that the RWR CPU 1s 
executing a data channel cycle. Harmless glitches on this line due to 
skews in the bus control signals do not affect the adapter circuitry. 
The register code buffer function is implemented in this same PAL. 
During RWR CPU console instruction reads, the register code from the ADDAT 
bus will be driven directly onto the information bus in the adapter. 
The register codes do not require translation by PAL U9. 
The run state logic is also incorporated into this PAL. The run 
state logic signal STOPREQ- provides a means of halting the RWR CPU. 
STOPREQ- affects the Console Request Latch USA. The adapter allows three 
different methods of stopping execution in the RWR CPU. The Control Panel 
stop switch asserts the input BSTOP+, which is recognized by the PAL only 
during instruction fetches and direct operand fetches. The ISS controls 
COMSTOP+, which is also only recognized by the PAL during instruction fetches 
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and direct operand fetches. If the adapter 1s connected to a master CPU, 
then SLVIN can generate the stop interrupt. This condition, however, 
is only intended to cause the Master CPU to perform a console instruction 
read, so that the Slave CPU can request a cycle on the I/O bus. The PAL 
only recognizes SLVIN if the Master CPU is not running, and PREREQ is 
asserted. 
Figure 3-llB: PAL U7 controls a run indicator on the Control Panel. 
PAL U7 signal BRUN is asserted when the adapter U4A signal RUN- indicates 
that the CPU has halted. The PAL allows one exception to this rule. 
If the RWR CPU enters a wait state while it is waiting for the I/O bus, 
the PAL will not assert BRUN. 
Figure 3-llC: BADDAT 2, 3, and 4 are gated onto BIB 2, 3, and 4 
during a console instruction read. 
3.2.6 PAL U28 
PAL U28 (Figure 3-12) monitors the DS lines and the Data-In strobe 
lines to determine when an input device has been selected. DIR will allow 
U24 and U25 to drive the I/0 bus during inputs of these device codes. 
This PAL is also used to invert the BSTRBA signal for U31. 
3.3 Functional Analysis 
This section of the report describes sections of the adapter circuitry 
that function together. This point of view leads to the description of 
adapter operations, rather than detailed signal descriptions. When** 
appears after a signal name, the numbers replaced by the asterisk are 
arbitrary. This nomenclature indicates that the function is a signal 
from a bus. The timing diagrams show typical signal/event propagation, 
in keeping with the information available on the R\fJR CPU. Asynchronous 
input signals are shown as delays from edge to edge, but all signals whose 
occurrence is timed by the CPU are shown relative to the previous clock 
edge. 
3.3.1 DX Buffer Operation 
The DX observes the operation of the RWR CPU through the DX buffer 
on the adapter (Figure 3-1). During each memory access in the RWR CPU, 
the DX buffer captures both an address word and a data word for later 
evaluation by the DX. 
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Figure 3-13: PAL U3 latches the address word into the DX buffer 
on the trailing edge of the BSTRBA- timing strobe with the signal }UillD+. 
PAL U3 uses FETCH- to clock latch USB on the trailing edge of BSTRBA-
when the cycle 1s an instruction fetch. This produces DXFETCH+, which 
is inverted by U8 to produce DXFETCH-. The immediately following leading 
edge of the timing strobe BSTRBD- clears latch USB, raising DXFETCH-. 
This action helps the DX sort out the flow of execution in the RWR CPU. 
PAL U3 uses DTG- to trigger U4B on the leading edge of the BSTRBD- timing 
strobe. One-Shot U4B asserts MDATA+ to make the DX buffer data latch 
transparent, then latches the data by lowering MDATA+ shortly before the 
trailing edge of the BSTRBD- timing strobe. This accommodation was necessitated 
by the read timing of the Rl·lR CPU. The two signals DXR-and DXW- distinguish 
CPU reads and writes for the DX. All three of the signals DXR-, DXW-
and DXFETCH- are qualified by the DXEN- signal, which indicates that an 
EEPROM-CPU is plugged into the RWR. These three signals, as well as the 
demultiplexed address and data information pas·s on to the DX. 
3.3.2 APL Operation 
The automatic program load cycle begins with the CPU in a wait state. 
The operator at the Control Panel keys the starting address of the adapter 
APL ROM program into the Control Panel switches. The most significant 
five switches will determine the 2K block of memory to map the APL ROM 
into. The remaining switches are an address in the APL ROM which deter-
m1nes the starting location of the program for the RWR CPU. This feature 
allows several independent programs to be stored in the APL ROM memory. 
The programs can be individually executed by changing the starting address 
on the Control Panel switches. 
The operator then presses the program load switch on the Control 
Panel. The following sequence of signals is shown in Figure 3-14A: The 
Control Panel generates BCO~~Q+ through the ISS Buffer, which causes PAL 
U2 to assert REQCK+. REQCK+ clocks the Console Interrupt-Request Latch, 
setting BCONREQ- low. BCONREQ- interrupts the CPU through the CPU Buffer. 
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FIGURE 3-14B CO~SOLE CODE TIMING 
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Figure 3-15 shows the timing diagram for the console code read cycle. 
During this cycle, PAL U2 asserts CONINST-. The leading edge of CONINST-
clears the Console Request Latch USA, raising CONREQ-. CONINST- also 
causes the Control Panel to drive a console operation code onto the ADDAT 
bus. The adapter derives the Buffered ADDAT bus from connector J2 through 
the ADDAT Buffer. The DIR signal generated by PAL U2 is normally high, 
so that transmission from the buffer is directed onto the adapter Buffered 
ADDAT bus. This buffer is always enabled, but contentions for the IB 
are prevented in the Information Interface. Since this cycle ~s a console 
code read cycle in the CPU, PAL U3 raises BADDATE-, disabling the Informa-
tion Interface. PAL U9 translates the code into a CPU START instruction, 
and drives the machine code onto the Buffered IB. The code is transmitted 
onto the RWR CPU IB through connector Jl by the adapter IB Buffer. PAL 
U6 decodes the Control Panel APL operation code and pulls LATCH+ low 
when the PAL changes state on the trailing edge of BSTRBD-. 
The RWR CPU automatically executes a second console cycle. This 
cycle is depicted in the timing diagram of Figure 3-16. This time the 
CPU reads the Control Panel switches. PAL U3 asserts BADDATE-, so that 
Ul4 and Ul5 are enabled. The CPU reads the switches through UlO and Ull, 
Ul4 and Ul5, and Ul2 and Ul3. PAL U2 asserts READS-, which causes the 
Control Panel to drive the switch settings onto the ADDAT bus. On the 
trailing edge of the timing strobe BSTRD-, PAL U6 asserts LATCH+, latching 
the map bits from the Control Panel switches into U20. Clocking U20 also 
asserts APLEN-, which indicates that a load has occurred since the last 
adapter reset. 
The RWR CPU now resumes normal execution at the address in the Control 
Panel switches. The unique timing of APL ROM program reads is diagrammed 
in Figure 3-17. Each instruction fetched by the CPU now comes from the 
APL ROM program until an instruction is fetched outside the 2K boundary. 
Since APLEN- is asserted, each time the CPU accesses memory, PAL U9 compares 
the address latched into the DX Buffer with the most significant bit of 
U20. If the most significant bits match, PAL U9 asserts COMPARE+. COMPARE+ 
commands U21 to determine whether a match exists between the other four 
bits in U20 and the next most significant address bits in the DX Buffer. 
If the bits all agree, then U2l asserts LOAD+, enabling the APL ROMs; 
LOAD+ also causes PAL U2 to assert IBREAD-, reversing the direction of 
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FIGURE 3-15 CONSOLE CODE READ-APL OPERATION 
44 
RWR CPU MICROSTATES 
so Sl 52 53 54 55 so 
10 MHz 
3US CONTROL 
il_ n_ il_ [___ n_ I IL 







- 60 -' ~~ r=- ~ ___,;;.. 15k-- 27 
' 
v ~ i _i_ I 
~ /' I '\.__ ~ 
~ i ------::;. 25~ f--:; I I I 
I I I 
CON REO-
J32L 32 - -....;;:. ~ 
I BREAD- I , 
I : ! I 
CONINST- I l 
I ~ I 53 -
ADDAT** \ v ! 
' I 23 
LATCH+ I 
- ~ ~ 
r\ 




~32~ - ~3~ -
FIGURE 3-16 CONSOLE Sl·.riTCH READ 
45 
RWR CPU MICROSTATES 
so Sl 52 53 54 55 so 
10 MHZ l l I L_ L_ L_ L_ 
-- 60 _J 60 J - -.. 
___;, ' 
~ ... I 
-
I 
BUS CONTROL ..._______, 
- 60 __ j lJ1J 
I""\ - - r' 
LJ 1\ 15 15 




----;;;.l20}E f..- I I 
j( I I 
254 ~I I I I 
COMPARE+· 






25 ~ 25 
~ --?> ~ 

















FIGURE 3-17 APL PROGRAM ACCESS 
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the IB Buffer. LOAD+ further causes PAL U3 to generate MEMLD-, disabling 
the R~~ CPU physical memory. The CPU now reads the data placed on the 
IB by the APL ROMs. 
The adapter will not let the CPU leave the segment of memory occupied 
by the APL RO~is without removing the APL ROMs from the memory space. 
This architecture does not assume that the APL ROMs contain all the constants 
or variables that it might need. In fact, one feature of the architecture 
lS that· it does not disturb any locations in the physical memory or the 
RWR CPU. The program may use this memory, as long as it does not expect 
to find an instruction outside the 2K block allocated to the APL R0}1s. 
Therefore, no subroutines outside the APL ROMs are allowed. The program 
in the APL R0~1s should contain a HALT or jump to some location outside 
the program when the program completes. Figure 3-18 shows the first instruc-
tion fetch cycle following the completion of the APL ROMs program. 
LOAD+ is low, PAL U3 asserts the CLEAR- strobe, which clears U20. 




also raises APLEN-, which disables the APL circuitry until the operator 
initiates another program load operation. The RWR CPU continues execution 
normally. 
3.3.3 HALT Operation 
Console timing is shown in Figure 3-14B(d): When the operator at 
the Control Panel presses the stop switch, he generates BSTOP+ in U8 of 
the adapter. BSTOP+ causes PAL U7 to assert STOPREQ-, which clears USA. 
Clearing USA asserts BCONREQ-, interrupting the RWR CPU. There is no 
further action in the Control Panel, and the code driven onto the ADDAT 
bus from the Control Panel lS the default code. PAL U2 generates the 
signal CONINST- during the console code read, and PAL U9 drives the halt 
code onto the IB bus, to be read by the RWR CPU. The COMSTOP+ signal 
from the DX interface affects the adapter in the same way. Both COMSTOP+ 
and BSTOP+ are qualified in PAL U7 by the bus control signals that indicate 
a CPU instruction fetch or direct operand fetch. Figure 3-14B(c) shows 
the timing for this stop request. 
It is possible for the Master CPU to be halted from the Master CPU's 
Control Panel, so that the Slave CPU can be operated independently. But 
this creates an unusual situation which cannot exist in the flight software 
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FIGURE 3-18 APL PROGR..-\1-1 CONPLETION 
48 
for the RWR. This test condition creates a status in the RWR that prevents 
the Slave CPU from being granted the I/O bus. To circumvent this problem, 
the SLVIN input to the Master CPU's adapter causes the same sequence of 
operations in the Master CPU that are caused by BSTOP+ and COMSTOP+. 
Figure 3-14E(e) shows the timing diagram. Although the Master CPU is 
already halted, it honors the console request (CONREQ-) generated by USA. 
The Master CPU performs the console code read but, during the read, it 
grants the I/O bus to the Slave CPU. The Master CPU harmlessly performs 
the stop sequence without changing the value of any internal registers, 
or the state of the Control Panel displays. 
All three of the signals CO}~TOP+, BSTOP+, and SLVIN cause the RWR 
CPU to enter the same sequence of instructions. This sequence is programmed 
by the Control Panel logic, and each instruction in the sequence results 
ln a similar set of adapter operations. The first action to take place 
happens in the adapter. The one-shot U4A detects that the CPU is in a 
wait state, and raises RUN-. PAL U7 then observes that the CPU is not 
waiting for an I/O event, by the status of the bus control lines, and 
asserts STOPPED-. STOPPED- becoQes inverted in U8, which produces ESTOPPED, 
for use at the Control Panel. ESTOPPED is connected to the Control Panel 
J2-19, the ISS adapter chassis bus n-48, and the DX J3-3S. The timeout 
of U4A, and the first interrupt ?roduced by the adapter, is shown in Figure 
3-14A(b). 
ESTOPPED starts the stop sequence of the Control Panel. This sequence 
updates the Control Panel displa:s. Each console operation begins by 
generating BCONRQ+. Then the PAL U2 signal REQCK+ clocks USA, which asserts 
ECONREQ-. The CPU honors the console operation by reading the console 
code. PAL U2 detects the console code read, issuing CONINST-, and raising 
BADDATE-. BADDATE- high disables Ul4 and UlS. CONSINST clears the console 
request by setting USA. CONSINST also causes the Control Panel to drive 
a console operation code onto the ADDAT bus, which is translated by PAL 
U9 and read by the R\.;TR CPU. 
The console operations follo~ a predefined sequence that examlnes 
registers and memory to update the Control Panel displays. Each operation 
causes an automatic second cycle in the CPU that writes data to the Control 
Panel. PAL U2 senses the write operation and lowers the DIR line to direct 
transmission in Ul4 and UlS and the .o\.DDAT Buffer toward the Control Panel 
(see Figure 3-19). PAL U3 enables Ul4 and UlS by asserting BADDATE-. 
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The trailing edge of the CBLOAD- strobe now produced by PAL U2 is steered 
by the Control Panel circuits to the proper display. CBLOAD- latches 
the data from the RWR CPU. 
3.3.4 Console Operation 
If the RWR CPU is already halted, then press1ng one of the Control 
Panel switches causes the execution of the console sequence. The Control 
Panel generates a console request by generating BCONRQ+ in US. The CPU 
reads the console instruction from PAL U9 on the IB, and executes the 
operation. If the console operation requires two console instructions, 
PAL U6 generates a second console interrupt request and signals PAL U9 
which instruction to place on the IB for the CPU. Figures 3-20, 3-21, 
and 3-22 show the timing of the two instruction console operations. 
If the second cycle of any console instruction requires data to be 
written to the Control Panel displays, PAL U2 raises DIR- to change the 
information flow direction of the Information Interface and the ADDAT 
buffer. PAL U2 asserts CBLOAD- during the BSTRBD timing strobe to enter 
the data in the Control Panel display. Control Panel logic then steers 
the data and the strobe to the proper display on the Front Panel. 
There are three console operations that require a second instruction 
from PAL U9. The adapter implements the START instruction by loading 
an address from the Control Panel switches into the RWR CPU program counter, 
and then the adapter signals the Ri'~ CPU to continue from that address. 
The adapter implements the APL auxiliary program load instruction by loading 
an address into the RWR CPU program counter and continuing. This time, 
however, the adapter also maps the APL ROM circuits into the RWR CPU memory 
space. The adapter implements the one-instruction-step operation by s1g-
nalling the RiVR CPU to continue from the current address in its program 
counter. The adapter then immediately halts the CPU, and signals the 
Control Panel to begin the display update sequence. The console code-
read cycle in which PAL U6 detects the special operation sets SPEC-. 
DEL- is also set if the operation requires a CONTINUE as the second RWR 
CPU instruction. The intermediate cycle that follows is either a console 
switch-read or an instruction fetch. During this cycle, PAL U6 causes 
PAL U2 to request another console operation. A second console code-read 
cycle follows. If the CPU is running when one of the Control panel operation 
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FIGURE 3-20 FIRST CONSOLE CODE READ 
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FIGURE 3-22 SECOND CO~SOLE CODE READ 
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switches (other than STOP or RST) lS pressed, the CPU will ignore the 
switch. 
3.3.5 Address Window Update 
During normal execution ln the RWR CPU, the address window on the 
Control Panel display is kept updated with the address of the current 
instruction. Each time an instruction is fetched, PAL U2 lowers DIR to 
change the direction of transmission in Ul4 and Ul5 and the ADDAT Buffer 
toward the Control Panel. The address placed on the information bus by 
the RWR CPU then passes through the IB Buffer, Ul4 and Ul5, and thP ADDAT 
Buffer to the Control Panel. PAL U3 asserts FETCH- during the timing 
strobe BSTRBA-, and the trailing edge of FETCH- latches the addres~ into 
the Control Panel address window. 
A special condition is provided for the case of the CPU honoring 
console-request at the end of a direct operand-fetch cycle. In this case, 
the data in the window on the Control Panel does not correspond to the 
address in the address window unless the adapter updates the address window 
with the address of the direct operand. PAL U3 detects that the processor 





There are two jumper options selectable on the adapter interface. 
Both (El and E2) are used to allow the slave CPU to access the I/O bus 
when the master CPU is halted. El will be installed on the master adapter 
board and E2 will be installed on the slave adapter board. 
4.2 Potentiometers 
There is only one potentiometer (R2) on the adapter board. This 
potentiometer is used to control one-shot U4B during the strobe data time 
of memory cycles. To adjust R2, disconnect all adapter cables and ground 
Jl-38. Inject a 1 MHz or less square wave into Jl-39 while monitoring 
J2-29. Adjust R2 until the low going pulse on J2-29 is between 250 ns 
and 300 ns in duration. 
4.3 Master/Slave Installation 
When an adapter board is used with a Slave CPU, it 1s necessary to 
remove U24, U25, U26, and U27 from the adapter. All I/O signals (except 
for the DS lines) will be buffered by the Master adapter board. The Slave 
DS lines will be buffered by U31 on the Slave adapter board when the Slave 
has control of the I/O bus. 
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A3J83 ADAPTER--CONTROL PAL U2 -
J. T. PAR ISH 
W M OJ 00 STRBD LOAD SPEC OXEN BCONRQ GND 
STRBA DXK DXn CONINST CBLOAD 1-<EADS DIR IBREAD ~EQCK VCC 
REQCK = /BCONRQ + /SPEC*/STRBA 
I BREAD = rl*M*O I -*/STHBD + LO AD*/STR BD*W 
DIR = /~ + /M*/01 
READS = M*OI*OO*/STHBD*W 
CBLOAO -= M*OI *00*/SI~BD*/~ 
CONINST = M*OI*/00*/STRBD 
IF C/DXEN> DXR = ~*/M*/SIRBD 
IF (/OXEN> DXW = /~*/M*/STRBD 
DESCRIPTION: 
THIS PAL CONTAINS ALL OF TH!:: DATA STROBES FOR THE ADAPTER AND CclNSOLE 
CIRCUITRY. THE PAL ALSO CONTROLS THE DIRECTION OF THE BUFFERS ON THE 
ADAPTER. FINALLY, THE SIGNAL WHICH SETS THE INTERRUPT REQUEST FLlP FLOP 
FOR CONSOLE OPERATIONS IS CLOCKED BY THIS PAL. 
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PATO: I 
A3 J 8.3 ADAPTER -CONTROL PAL UJ 
J.T. PAkiSH 
M 01 00 STRBA STHBD W OXEN BCOt\RQ ~t:SET GNO 









DESC~ IPT ION z 
-= /M*/STRBD 
-= /H ESET + I LOAD·x-7ST REQ* /.~* /0 J * /00 
= /M*/OI*/00*/'SI~BA + /M*IOI*OO*BCONRO*ISIRBA 
= M*/01*00 
= M + STRBA 
-= /M*/0 I */00*/STRBD + .~*/0 I */STRBD 
= M*Ol*OO + /M*/OJ 
= LOAD 
:-HIS PAL ENABLES THE ADAPTE!-? BJFrERS. TrlE PAL ALSO GENERATC:S 
SEVE:-:AL CONTHOL STROBES V~HJCH tXERCJSE Tt-:~ OX INTERFACE AND 




A3183 ADAPTE~--INSTRUCTION CODE SYNCHRONIZEH U6 
J.T. PAI-<ISH 
SIRBD 15 14 13 12 CONINST M NCB NC9 GND-






= /12*113*14*115*/CONINST*CONT*HALT + 12*13*/14*/CONINST*CO.NT*HALT 
+ /SPEC*M 
= ICON I NST*I 15* 14*/.1.3*- I l 2*DEL 
= /12*113*14*115*/CONINST*DEL*CONT*HALT + 
12*13*/14*15*/CON!NST*DEL*CONT*HALT + CONINST*IDEL 
- · /SPEC*ID!::L*COt~T + CONINST*ICONT 
= /SPEC*DcL*HALT + CC>t'c .INSI*/HALT 
DESCRIPTION: 
THIS PAL GOVERNS THE OPEI-{ATION OF THE MULTIPLE INSTRUCTION 
CONSOLE CODE SEQUENCES. THE PAL THEN CONTROLS THE· APL LATCH IN 
ACCORDANCE ~~ITh THE TIMING IT :::STABLISHES. fHIS PAL CAN GENE~AlE CONSOLE 




A3183 ADAPTEH---MASTER/SLAVE AKBITRATION REGISTER ENCODER U7 
J. T. P AH ISH 
M OJ 4 3 2 CONIUST BSTOP COMSTOP RUN GND 
SLAVIN NCJ2 BIE2 BIBJ 8!84 STOPiiEQ PREREQ SLVOUT BRUN VCC 
SLVOUT = M*/0 1 
STOPiiEO = /SLAVIN*RUN*/PriEREQ + /M*/OI*COMSTOP + /M*/01*BSTOP 
IFC/CONINST) 6134 ·= /4 
If (/CON I ~51) B I 83 = /3 
IfC/CONINST) BIB2 = /2 
B~UN = RUN*/M + RUN*M*OI 
DESCRIPTIONs 
THIS PAL ACTS AS THE REGISTER SELECT BUFFEH AND SLAVE REQUEST 




A3l83 ADAPTER---INSTRUCTION ENCODER U9 
J. T. P Aii ISH 
15 14 l.J 12 APL4 ADD4 M CONINST CONI GND 









BIBO = 13*114 + 13*15 + /13*14 
8 I B 5 = /HALT + /C 0 NT + HAL 1 *CO NT* I 2 * I 4 + HALT *CoN T * 1 2 * / l 5 
1:3186 =/HALf+ HALT*CONT*l5 + HALI*CONI*/12 
BIB7 = 115 + 13*14 + 12 + /1.3*/14 
8168 = / .14-*/.15 +_ /13*15 
biB9 = 13*114 + 13*15 +./13*14 
= /ADD4*APL4*/M + ADD4*/A?L4*/M + M + APLEN 
THIS PAL PHODUCES ALL THE CONSOLE CODES FOR THE 9445. IN AN AUXILIARY 





A3183 I/O BUS BUFFEH U28 
I.E. I I 88 I TIS 
BDIA BDIB BDIC BDSO BDSI BDS2 BDSJ 8DS4 8055 GNO 
BSTHBA BBSTHBA PIJ Pl4 P15 P16 Pl.7 Pl8 IOOI~ VCC 
IODIR = Pl8 
PI 8 = BD I A*/BOI B*/80 I C*BOSO*/ BDS J * B!)S2+/BO IA*80 I 8*/80 I C*BDS0*/80S I *80S2+ 
/BDIA*/BOIB*BDIC*BDSO*/BOSI*BDS2+BDIA*/BOIB*/BDIC*BDSO*BDSI*/BDS2+ 
/6DIA*BDIB*/BDIC*BDSO*BDSI*/8LJS2+/BOIA*/BDIB*BDIC*BDSO*BDSI*/BOS2 
BBSTRBA = BSTRBA 
Dt:SCRIPTIONz 
THIS PAL SETS ThE DIRECTION OF DATA FLO~~ ON THE I/O BUS AND- INVERTS THE 




































































Ul, Ul(J, Ull, 
Ul2, Ul3, Ul4, 
Ul5 







































Hex Buffer (O.C.H.V.) 
1.0 ~F Capacitor ~10% 
10 pF Capacitor ~10% 
20 pF Capacitor ~10% 
100 pF Capacitor ~10% 
10 ~F Capacitor ~10% 
0.1 ~F Capacitor ~10% 
240K ohm Resistor +5% 
20K ohm Resistor 
(Potentiometer) 
Item Quantity Part Number Designator Description 
22 3 R3, R4, R8 4.7K ohm Resistor +5% 
23 3 RS, R6, R7 1K ohm Resistor +5% 
24 1 R9 50 ohm Resistor +5% 
25 1 R10 330 ohm Resistor +5% 







8~.84,8 9 7,898 
A I,A2.A99.A I 011 
8 I ,82,899,8 I ~a 
7 
LAST REFERENCE DESIGNATION 
U31 I R11 C251 
~~+5 
. lfl T _0.1T ••• I (l.l 
~r GND 
J2-2.J2-33.J2-34,J2-35 
J I -4.J I -6,J 1-B,J 1-1 0 
0 
DESCRIPTION 
UNIT No. I. C. No. 
Ul. U10, 











Ul8. U 19 
U2G! 74LSI74 
U21 74LS85 
























ITEM OR OTY 
FIND NO. REQD 
NOTES: UNLESS OTHERWISE SPECIFIED 
.. l FOR ALL RESISTORS. VALUES/RATING/ ACCURACY 
ARE OHNS /I/4W 1 ± 5% RESPECTIVELY 
21 FOR ALL CAPACITORS • VALUES/RATING/ACCURACY 
ARE NICROFARADS/1 0 VOLTS/ ±I 0% RESPECTIVELY 
3)\7REPRESENTS A GATE WITH A THREE STATE 
OUTPUT 
4) ~REPRESENTS A GATE WITH OPEN COLLECTOR 
OUTPUT 
51 DREPRESENTS A GATE WITH SCHNITT-TRIGGER INPUT 
61 J I IS A 50-PIN RIBBON CONNECTOR 
7> J2 IS A 41iJ-PIN RIBBON CONNECTOR 
8) ALL BUSES ARE LOW TRUE LOGIC 
NOMENCLATURE 
OR DESCRIPTION 
MATL SPEC AND SIZE 
OR COMPONENT VALUE 
IOENTI FYING 
OR PART NO. 
CODE 
l[)tNT. 
ALL ONS ARE IN INCHES 
UNLESS OTHERWISE SPECIFIED 










3 PLACE DECIMALS~ 
2 PLACE DECIMALS :1: 
1 PLACE DECIMAL :1: 
<01[0"<01A INSTJT\ITI[ 0,. TI[C)<~T 
~----~~--------~·~T~~NT~A~. o~·~~~G~··~----------~ A 
~~~~----~ STANDARD 
FRACTIONS :1: ANGLES± rt'lO' 
SURFACE ROUGHNESS 1_/ 
r.tA.CHINEO SURFACES v 
EXCEPT A.S NOTED 
BREAK SHARP EDGES 
AND CORNERS .010 MAX 
FIN I~ 







L.I..I..::}L_; STRBA- 2 A I 
IQ.JII-~38~>-~M~~~----~3 A2 
~[Jj"":=-:3i~'>__s~·T.!.!R~B!!:!D~33/'IOPQv---+---4:!..1A3 
 '#VV l20pF 
Bl 18 BSTRBA- / 
82 7 BM / 
83 I 6 BSTRBD- / 
Rl0 ..LC3 
IQI.J[I =4~r1L>--"0L.I11__ ____ __:: __ 2{S A4 B4 f-i~S...!:B~O:..:_I _ ....// 
IQ.JII -4~2C>-_!00£!!_ ________ --4s AS B5 f-1 ..:!4....!8:!.l0~"~--__// 
,r:JI~~3C>-..JW!!.=... ________ ~7 AS B" I 3 BW- / 
~ .. 
IQ.J~2-~2?i3C>-....!:RE~S'"-ETL_ ______ 2JB A7 B7 12 BRESET-
~ A8 88 I I CONREQ-







~IK ~~~ ~.R7 











'BW- 19 REOCK+ / 
''\....!:.8!!!M ___ __:2~ I 8 IBREAO- / 
'~B~0~~---~3~ I-!-1~7~0~I~R-______ ~/ 
''\....!:.B0~0~----=4~ I 6 READS- / 
''-B!:..:S:!.,;T!..!.R~B~0_-_ _,5.1...1 1__5_ CBLOAD- / 
'\..'4----!:L~O~A0!:!..+.:.__ _ ___:6~ 14 CONINST- / 
'\.. SPEC- 7 "VI-'1..;::3'----'0=X..:..;W"-------11--+-+"/ 




/ INSTRUCTION CODE 
SYNCHRONIZ R 
'~~B~ISuiT~IR~BD·-~-~~~CK 
'~---'B~A~D~D~IS~ __ -!:2~ 
\. BADO 14 3 
us 
'~---'B~A~D~0~13~---4~PALI6R8 
19 SPEC- / 
18 LATCH+/ 
INSTRUCTION CODERS 
~ BADD IS I 
i\. BADO 14 2 
r--.. BADD 13 3 






PROCESSOR CONTROL BUS 2/ 
OX CONTROL BUS 
CONSOLE CONTROL BUS 3/ 
BUFFER CONTROL BUS 3/ 
ADAPTER CONTROL BUS '5/ 
"'\ BIB BUS 3/ 
ADDRESS BUS I I 
I 










BIB 8 / 
BIB 7 
BIB 6 / 
BIB 5 / '\.. BSTRBA- II 
U2 
PALISLB 
,"'+-+-~C~O~N.!!:IN!..>iS!...!.T.::-:.______!:6~ 1.§__ NC '\.. ADD 4 6 
''--.:B:=..:M.::.... __ ___:I;---........... I 9 MEMLO- I 
''--..:B~O:!...I~---=2~ "' I 8. OTG- / 
,"-....ioB~OI!i!l __ --"3~ I 7 CLEAR- / 
' BSTRBA- 4 16 BAOOATE-
'~B:!.lS~T!..!.R~D.:....-_--=5:...j V I 5 FETCH- / 
'~B~W~----~6~ ri~4~0~C~H~---------J/ 
''-~B~M~------~7 ~NC 
NC ---'8~ ~ tC 
NC __ __,9~ 13 CONT-




,'4--+---""DX::::.:E::.:.N,_-____ ....:.1~ I 3 MADD + / 
BOI 2 U7 lloE-2~ 
''-----'B:!!A~D~D~4:!...._--~3!...1 PAL I 6 L 8 
BCONRO+ 8 .!.£....B!!N5TB- ' BADD 3 4 16 STOPREQ-
BRESET- 9 BAOD 2 5 BIB 4 
~~--:LO~A~D~+:.__ __ ~I~I U3 
v 15 







15 114 ~ 
RUNSTB- I lA IO~NC 
+L U4A 74LSI23 




7 6 ~ 
DTG- 9 2 A 20 5 MOATA+ 
+.L5V U48 
74LSI23 
U~ 26 20 lJ2 FETCHD-~ 
/ 






"~RE~A~D~S~-----~~ 12 _ 21 
'-~~CIO~N~IN~S~T--__ ~~2_26 
~~CIBL~O~A~O~------<.J2_ 27 
~FE~T~C~H~-----~~ 12 _ 36 
V 13 BIB 2 
~NC 
19 BRUN 
CONSOLE CONTROL BUFFER 
~ CSTOF'-2AI y I 18 BSTOP+ 
y 2 16 BCONRO+ 
-- 500CONR0-4 
~ v ..LC 4 A2 
RS _EepF US 
/ 
/ 
-= 74LS24!3 ROE NB 
r I +SV ~ PRERQ 
6 
A3 Y3 ~ c<'l2-22 : i BROENB 8 A4 Y4 ~EJ 8-41 
['J"T=""28 ION I I A5 YS 9 ION- Q:EJ]J l ~ CARRY I 3 AS YS 7 CARRY- ~ 
lre ~ BRUN 15 A7 y7 5 BSTOPPED ~ 
_!1. 20 20 I-'9::.._____:D::..:X.:.;.F..=E'"'-T..::.C:.:.H.c..+ ____ +-------D::.;X:.:..:F_:E:...:T_:C:..:.H:...:+____:I:....:7-JAS YB 3 
U5B I 
\. 
74LS74 OXEN- 19 EN ,,J.~3. ~·~ I 
FETCH- I I R T • -




BM 7 'ug 12 COMPARE-t- / 




CONSOLE REQUEST LATCH 
r--..'-~--=C~O~N~IN~S~T"------------, 
4 
~10 10 ~5:!...-.--~B~C~O~N~R~E~O_-______ _J/ 
~ USA 
74LS74 





ITEM OR QTY 
FINO NO. REQD 
NONENCLATURE 
OR DESCRIPTION 
MATL SPEC AND SIZE 




ENGINEERING EXPERIMENT STAnON 
UNLESS OTHERWISE SPECIFIED , 
c 
B 
~ l DIMENSIONS ARE IN INCHES COOCTitACT 100. ~ 
TOLERANCES low~=:-:::::;:;:--r::-~::-:::1--f!:!! _ _:ti:.I:O::~=IA~IN:!.•~~u.~NT~A~<>!!~~,~~~"' C=HNOLOQY 
~ ::::g~ g~~:~~! rMN TOY COMBES 14 JAN 83 ------1 A 
11't..ACEOECIMAL ~ EJiGR SCHEMATIC DIAGRAM 
FRACTION$:j: AHGLEstO"lO' J, PARISH EEPROM CPU ADAPTER 
MAXSURFACEROUGHNESS ,_/ ,o-i~~lj/BJ CONTROL CIRCUITS 
.A.I MACHIN EO SURFACES V PRQ(----------4----.------------------------lr--
EXCEJI'T AS NOTED SIZE NONO. 
BREAK SHAR' EDGES 
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PROCESSOR CONTROL BUS 
OX CONTROL BUS 
CONSOLE CONTROL BUS 
BUFFER CONTROL BUS 





DIR- I Ul0 DIR 
ADD AT I 5 2 
ADDAT 14 3 AI. 81 a BAOOAT 15/ 
ADD AT 13 4 A2 B2 
17 6A(l()ATI4/ 
ADDAT I 2 S A3 B3 6 
BAOOAT 13/ 
ADDAT II 6 A4 84 5 BAOOAT IV 
ADDAT 10 1 AS B5 14 BADO.AT II/ 
ADDAT 9 B A6 86 13 BADOAT I e./ 
ADDAT 8 9 A7 87 2 BADQAT 9/ 







ADDAT 7 2 
OE 
ADDAT 6 3 AI Bl 
IB BADDAT 1/ 
AOOAT 5 4 A2 B2 
17 BADOAT 6/ 
ADDAT 4 5 A3 83 
16 BACOAT5/ 
ADDAT 3 6 A4 84 15 
BADOAT4/ 
ADDAT 2 7 A5 85 
14 BADDAT3/ 
ADOAT I B 13 BAODAT2/ 
1"6 B6 
ADOAT S 9 A7 B7 








1'\.IBREAD- I .U 12 DIR 
I B 15 2 AI Bl 18 BIB 
15 
1814 3 A2 B2 
17 BIB 14 
IB13 4 A3 B3 
16 BIB 13 
IBI2 5 A4 84 15 BIB 12 
I B I I 6 A5 B5 14 BIB II 
IBI.C 7 A6 B6 
13 BIB 10 
IB9 B A7 B7 12 BIB 9 
IB8 9 A8 BB 




'\,.!BREAD- I U 13 DIR 
IB7 2 AI 81 18 
BIB 7 
IB6 3 A2 B2 17 
BIB 6 
IB5 4 A3 B3 
16 BIB 5 
IB4 5 A4 B4 
15 BIB 4 
IB3 6 AS B5 14 
BIB 3 
IB2 1 A6 B6 
13 BIB 2 
I B I B A7 B7 12 BIB I 
!Be 9 AS B8 












"' BADOATE- 19_ OE "'RADOA T I 5 2 A I B I 
~RAnnAT 14 3 
2 B2 
r'\.BADOAT 13 4 3 B3 
~BADOAT 12 S A4 B4 
"'-BADOA T I I 6 A5 B5 
"'BADDAT I e 1 6 B6 
~BADDAT 9 B A7 B7 
r\.BADOAT 8 9 B BB 
741 S245 
' DIR- I 
Ul5 
DIR 
BADOATE- 19 OE 
'-.BADOAT 7 2 AI Bl 
r\.BADOAT 6 3 A2 82 
'-.BAOOAT 5 4 
A3 83 
r'\.BADOAT 4 5 A4 84 
"'BAOOAT 3 6 A5 B5 
r'\..BAOOAT 2 7 A6 B6 
"'BAOOAT I 8 A7 87 






















r..... t.AADD+ I I U16 G 
ADD 15+/ r\. BIBI5 3 10 10 2 
18 BIB 15 / ~ 81BI4 4 20 20'"' 5 ADDI4+/ 
17 81814 _/ 'BIBI3 1 30 30 
6 ADD 13+_/ 
16 BIB 13 / r\. BIB 12 8 40 40';7 9 ADDI2t/ 
15 BIB 12 / r\. 8181 I I 3 50 50'>7 12 ADDI I+/ 
14 BIBI I / ~ BIBI0 14 60 60';7 15 ADD It}+/ 
13 BIBI8 / 'BIB9 17 70 10'>7 16 ADD9 + / 
12 BIB9 _/ i\. BIBB I 8 8D BO'V' 19 ADD8 + / 
II BIBB / "' OXEN- I OE 74LS533 
r..... MADD+ II 
Ul7 
G 
'8187 3 10 I O'V' 2 AD07 + / 
18 BIB7 / \. 8186 4 20 20'>7 5 ADD6 + / 
17 BIB6 / i\. 8185 1 
30 30V 6 
ADDS+/ 
16 BIB5 / '8184 B 40':719 ADD4 + / 40 
15 BIB4 / 'Bl83 13 50 50V 12 ADD3 + / 
14 BIB3 / 1'\. BIB2 14 60 60V 15 ADD2 +/ 
13 BIB2 / 'BIBI 17 70 70':7 16 AODI_±/ 
12 BIB I / 'Bl80 18 8D BO'V' 19 ADOil + / 
I I BIB0 / "' OXEN- I OE 74LS533 
DATA REGISTERS 
' t.ADATA+ I I 
UIB 
G 
~ Bl815 3 ID 10';7 2 DATAI5+/ 
i\. BIB 14 4 20 20'>7 5 DATA14t / 
i\. BIB 13 1 30 30Q 6 DATA 13 + / 
~ BIBI2 B 40 40Q 9 DATAI2+/ 
~BIB II 13 50 50Q I 2 DATA II+/ 
~ BIBI0 14 60 60'>7 15 DATA19+ / 
i\. BIB9 17 70 70'>7 16 DATA9 + / 
i\. BIBB 18 BD 80'>7 19 DATAB + / 
' OXEN- I OE fl4LS533 
r'\. MDATA+ I I 
Ul9 
G 
1\. BIB7 3 10 I O'V' 2 DATA7 + / 
i\. BIBS 4 20 20Q 5 DATA6 + / 
1\. BIBS 7 30 30'>7 6 DATA5 + / 
1'\. BIB4 8 40 4QQ a OAT A4 + / 
'BIB3 13. 50 50Q 12 
DATA3 + / 
'BIB2 14 60 60'>7 15 DATA2 + /' 
'-.BIB I 17 70 7QQ 
16 DATA I + / 
\. BIB0 18 BD BOQ 
19 DATA 8 + 





















U~L!SS OTHERWiSE SPECifiED: 
All CAPACITORS ARE I~ IIICRO-
FARAOS ANO All. RESISTORS All£ 




IHTIJIPRET THIS OIUWING PEII 





R~6b FINO NO. 
All DIMENSIONS ARE IN INCHES 
UNLESS OTHERWISE SPECIFIED 
TOLERANCES 
3 PLACE DECIMALS t-
2 PLACE DECIMALS :t 
1 PLACE DECIMAL :t 
FRACTIONS% 
MAX SURFACE ROUGHNESS ,_I 
MACHINED SURFACES v 
EXCEYT AS NOTED 
BREAK SHARP EDGES 








TION OR DESCRIP 
ICOHTRACT NO. 
MATL SPEC AND SIZE 
OR COMPONENT VALUE 
IDENTIFYING 
OR PART NO. 
alOE 
IDEHT . 
ENGINEERING EXPERIMENT STATION 




[OWN .&n • .I."T.& CU:OII:QIA 
~~~~~~~S~C=H~E-M_A_T_I_C~D~IA~G=R~A-M----~A 
EEPROM CPU ADAPTER 
BUFFER CIRCUITRY 
NG liO. REV 
8 7 6 5 
2/ PROCESSOR CONTROL BUS 
' 2/ OX CONTROL BUS 
3/ CONSOLE CONTROL BUS 
' 
FROt.l SHEET 3 5/ 
ADAPTER CONTROL BllS 
< 
I 6 I ' '\ 
/ ' BIB BUS 
16 I ADDRESS BUS 
16/ DATA BUS ' ' 16! BAODAT BUS -
"" 
API.. ADDRESS COMPARATOR 
\.ADO 3 15 
\.ADO 2 "'13 
A3 
A2 
'-ADD I 12 AI ' 
\.ADD B 10 \. 
APL t.IAPPING LATCH AS 
4 
A>B ~PC ~ \. LATCH+ '9 CK U29 J 
_!I>B 
2 A<B A<B ~r.C \. 
U2e 74LS0'4 ~COMPARE+ 'BAODAT4 3 10 ? APL 4 I )-L--/'- 3 =B A=B 6 LOAD+ ' 10 
"8AODAT3 4 2.0 5 API 3 3 '4 
APL 3 I B3 ' 20 
"BAODAT 2 630 1 APL? 5 (6 API. 2 14 82. 
\. 
3u (a 'BADDAT I 1140 10 APL I 9 APL I II ' 40 Bl 
8ADDAT0'13 APL 0 
,/' 
\. +r 12 II IQ APL 0' 9 50 50 BliJU21 
14 60 15 ~ -  \. 60 74LS85 
74t.SI74 \. 
~ CR \. 












API.. PROGRAM Ra.t 
~~ nM).I. 18 
h 
BSTFU>- 2.e 




ADO 9 ? 
ADO 10' 3 
ADO II 4 
ADD 12 5 
ADD 13 6 
AOO 14 7 




ADO 5 21 
ADD 6 22 
ADD 1 23 
ADD 8 I 
ADD 9 2 
ADD IQ 3 
ADD II 4 
ADD 12 5 
ADD 13 6 
ADO 14 7 


















































BIB Q / 
BIB I / 
BIB 2 / 
BIB 3 / 
BIB 4 / 
BIJ 5 / 
BIB 6 / 
BIB 7 / 
BIB 8 / 
BIB 9 / 
BIB 1.6 / 
BIB I I / 
BIB 12 / 
BIB 13 / 
BIB 14 / 
BIB 15 
All DIMENSIONS ARE IN INCHES 
UNLESS OTHERWISE SPECIFIED 
TOLERANCES 
3 !"LACE DECIMALS t 
21"LACE DECIMALS% 
li"LACE DECIMAL t 
FRACTIONS± ANGLES± 0"30' 
SURFACE ROUGHNESS ,_/ 
MACHINED SURFACES V 
EXCEPT AS NOTED 
BREAK SHARP EDGES 










"' ' ~ 
2 
-
\. DATA 15 ~ 
\. DATA 14 J3-29 
' DATA 13 J3-27 \. DATA 12 J3-25 
\. DATA II J3-23 
\. DATA "' J3-21 
' DATA 9 J3-19 \. DATA 8 J3-17 
' DATA 7 J3-15 \. DATA 6 J3-13 
' DATA 5 ~ \. DATA 4 J3-9 
\. DATA 3 J3-7 
\. DATA 2 J3-5 
' DATA I J3-3 ~ DATA 16 J3-l 
' ADD 15 J3-32 1\.. ADD 14 J3-30' 
1\.. ADD 13 J3-28 
~ ADD 12 J3-2.6 
~ ADO I I J3-24 
~ ADD 1.6 J3-2.2. 
~ ADD 9 J3-20' 
~ ADD 8 J3-18 
1\... ADD 7 J3-16 
1\... ADD 6 J3-14 
~ ADD 5 J3-12 
r--. ADD 4 J3-10' 
r--. ADD 3 J3-8 
1\... ADD 2 J3-6 
' ADD I J3-4 ADO (IJ J3-2 
I\. oxw- J3-38 
~ DXR- J3-36 
DXFETCH- J3-34 
BRESET- J3-37 
MA Tl SPEC AND SIZE 
OR COMPONENT VALUE 
IDENTIFYING 
OR PART NO. 
CODE 
IOENT. 
ENGINEERING EXPERIMENT STATION 











f----.,-,----+------f SCHEMA TIC DIAGRAM 

















10. I QJ 
10 II 
10 12 



























rA-83::: 16 U24 4 
A-79 
I 5 5 
LA-77 
14 6 
["A=8i) 13 1 
weT) 12 8 









I 7 3 
~91 16 u25 4 
~ 15 5 
~ 
14 6 
~ 13 1 
[A-96':: 12 8 










~ 16 4 
IA-49 
U26 
lA ~ 15 5 











1 19 EN 
-::!:-




NC_u_ U27 ~NC 
NC__!_i_ r-L.NC 
NC~ rl-NC 
NC~ ~NC BIB 18 




6 TO SHEET J{ BIB 13 
~ 
ZONE 7-B BIB 14 
5 BIB ·~ sv-+ 
NC 
~ NC 
U3(;J ~ 4700 -=-
DSEN 9 8 Rll 
LJ3-22 l 




B-65 610 I 
B-82 810 2 
8-73 810 3 
B-61 610 4 
B-57 810 5 
B-95 810 6 
B-55 810 7 
8-60 810 8 
B-63 BIO 9 
B-7 BIO I g 
B-58 BIO I I 
B-59 BIO 12 
B-64 810 13 
8-56 810 14 
B-66 810 15 
A-44 BOlA 









3 U31 2 A-72 BOS0 
4 5 A-68 8051 
7 6 A-66 8052 
8 9 A-46 8053 
13 74LS373 12 A-62 BOS4 
14 15 A-64 BOSS 
17 16 NC 
18 19 NC 
OE CK 
r~ I" BSTR8A-+-




































ITEM OR IR~ro FINO NO. 
ALL DIMENSIONS ARE IN INCHES 
UNLESS OTHERWISE SPECIFIED 
TOLERANCES 
J I"LACE DECIMALS t 
2 PLACE DECIMALS :t 









'""""~"'-~SURFACE ROUGHNESS i MACHINED SURFACES EXCEPT AS NOTED BREAK SHARP EDGES 
AND CORNERS .010 MAX 
FINISH 
MATL SPEC AND SIZE 
OR COMPONENT VALUE 
IOENTI FYING 
OR rAiiiT NO. 
a:ce 
JOENT _ 
ENGINEERING EXPERIMENT STATION 
GI[QitGIA IN~ 01' T'[CHNOLOG"I' 
AT'\...&.....,A . a..:o•GIA 
SCHEMATIC DIAGRAM 
EEPROM CPU ADAPTER 
110 BUS BUFFER 
RAWING NO. 
A3183-011-E4 
D 
c 
B 
A 
